Digital Logic Design Using Verilog: Coding and RTL Synthesis, 2nd Edition @2022

2046 · 发表于 2022-10-24 23:32:35

马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。

您需要登录才可以下载或查看，没有账号？注册

x

本帖最后由 2046 于 2022-11-9 12:55 编辑

This second edition focuses on the thought process of digital design and implementation in the context of VLSI and system design. It covers the verilog 2001 and Verilog 2005 RTL design styles, constructs and the optimization at the RTL and synthesis level. The book also covers the logic synthesis, low power, multiple clock domain design concepts and design performance improvement techniques. The book includes 250 design examples/illustrations and 100 exercise questions. This volume can be used as a core or supplementary text in undergraduate courses on logic design and as a text for professional and vocational coursework. In addition, it will be a hands-on professional reference and a self-study aid for hobbyists.
iShot_2022-10-24_23.29.14.png