|
|
发表于 2009-2-21 13:46:49
|
显示全部楼层
原帖由 fuyibin 于 2009-2-16 09:06 发表
准备做一个10bit 250MHz的 pipelineADC
大概5，6月份tapeout
65nm工艺，1.1V的电源，设想静态功耗
================================
A 10-bit 205-MS/s 1.0- mm2 90-nm CMOS Pipeline ADC for Flat Panel Display Applications
Seung-Chul Lee; Young-Deuk Jeon; Jong-Kee Kwon; Jongdae Kim
Solid-State Circuits, IEEE Journal of
Volume 42, Issue 12, Dec. 2007 Page(s):2688 - 2695
Digital Object Identifier 10.1109/JSSC.2007.908760
Summary:This paper describes a 10-bit 205-MS/s pipeline analog-to-digital converter (ADC) for flat panel display applications with the techniques to alleviate the design limitations in the deep-submicron CMOS process. The switched source follower combined with a resistor-switch ladder eliminates the sampling switches and achieves high linearity for a large single-ended input signal. Multistage amplifiers adopting the complementary common-source topology increase the output swing range with lower transconductance variation and reduce the power consumption. The supply voltage for the analog blocks is provided by the low drop-out regulator for a high power-supply rejection ratio (PSRR) under the noisy operation environment. The pipeline stages of the ADC are optimized in the aspect of power consumption through the iterated calculation of the sampling capacitance and transconductance. The ADC occupies an active area of 1.0 mm2 in a 90-nm CMOS process and achieves a 53-dB PSRR for a 100-MHz noise tone with the regulator and a 55.2-dB signal-to-noise-and-distortion ratio for a 30-MHz 1.0-VPP single-ended input at 205 MS/s. The ADC core dissipates 40 mW from a 1.0-V nonregulated supply voltage.
=================
10bit 210M 0.13um process see att. |
|
/2 
eetop公众号
创芯大讲堂
创芯人才网
楼主
