RTL Modeling with Systemverilog For Simulation and Synthesis: Using SystemVerilog for asic and FPGA Design
by Stuart Sutherland
Paperback, 488 pages
Copyright 2017, Sutherland hdl, Inc., Tualatin, Oregon
RTL_Modeling_with_SystemVerilo.pdf
11.52 MB, 下载次数: 516 , 下载积分: 资产 -4 信元, 下载支出 4 信元 |