数字IC设计资料(IC前端|FPGA|ASIC) 今日: 17 |主题: 26625|排名: 6

版主: dlb05061131, xinu2009, buley, pengyongche, tangyutao

1 ... 119 120 121 122123124 125 126 ... 761 / 761 页下一页

新窗全部主题最新热门热帖精华更多		作者	回复/查看	最后发表


(Instructor's Solution Manual) Fundamentals Of Logic Design 5Ed - Charles Roth ...2 3 4	perilmu 2008-11-10	3416890	cdting 2023-2-27 23:03
[资料] Sublime Text Build 一个非常好用的Verilog代码编辑器 ...2 3	dongmou 2018-3-30	208666	Nior 2023-2-27 17:37
[资料] DC USER GUIDE	janking20 2011-7-31	75352	499646091 2023-2-27 16:05
[求助] 如果做前端设计有必要学习linux+vcs+verdi这种工具吗 ...2	devindang 2023-2-25	124248	luoyanghero 2023-2-27 14:06
[资料] Verilog HDL Design Examples ...2 3	patrickpan 2023-1-29	286439	xdmicro 2023-2-27 14:06
[原创] 求Infineon 的SPI芯片设计手册	E.E.T.O.P 2023-2-27	01633	E.E.T.O.P 2023-2-27 11:04
[资料] 施普林格2018年新书Design of FPGA-Based Computing Systems with OpenCL ...2 3 4 5 6..12	liuyiwen 2018-4-18	11933169	lixiaohui1215 2023-2-27 09:50
[资料] FPGA Prototyping By Verilog Examples Xilinx Spartan-3 Version ...2	Liyanghua 2016-3-16	116661	wulin98 2023-2-27 09:30
[资料] Clifford E. Cummings论文集分享！！！	beita 2021-8-10	42626	voild 2023-2-26 18:40
最新H264标准	dragontown 2009-9-3	83247	etopjp 2023-2-26 15:00
H264_standard ...2	yoarst 2007-3-26	116786	etopjp 2023-2-26 14:57
[资料] Digital Design and Computer Architecture第二版习题答案 ...2 3	fgg1991 2016-1-14	2410990	wulin98 2023-2-26 12:52
[资料] UART串口—verilog VHDL ...2 3 4 5 6..8	forecyk 2010-4-18	7929028	崽袈窝 2023-2-25 15:31
[原创] EXCEL2RAL - EXCEL格式寄存器REGISTER描述文件转换为SYNOPSYS RAL格式	zhangguo1286 2017-5-13	95606	lover2012 2023-2-25 13:56
[资料] Verdi+TetraMax+FM+DFT ...2	gavina_zhao 2020-3-4	156152	wjw1997 2023-2-24 15:54
tmax 的命令help ...2	liwenbin4756 2008-6-12	157227	wjw1997 2023-2-24 15:34
[资料] 数字全流程 ...2	hebut_wolf 2010-3-7	137587	刚叔家的小娘子 2023-2-23 15:31
FPGA Compiler II FPGA Express Verilog HDL Reference Manual	bgsony 2007-8-10	63187	iceinsky 2023-2-23 14:46
UltraEdit-32 SystemVerilog高亮文件 ...2 3 4 5 6..10	chkmin 2008-8-26	9130780	suifengzjp 2023-2-23 10:27
[资料] Verilog by Example A Concise Introduction for FPGA Design (Blaine Readler) ...2	RSTZYP 2022-11-20	145385	cdting 2023-2-22 20:32
[资料] Constraining Designs for Synthesis and Timing Analysis ...2 3	hfyfpga 2014-5-5	229891	smnq0524 2023-2-22 18:12
[招聘] 数字前端设计	Claire. 2023-2-22	02513	Claire. 2023-2-22 17:28
[资料] 好書分享:Tree-based Heterogeneous FPGA Architectures ...2 3	leeming 2014-3-15	2110541	test_alan 2023-2-22 15:32
2004Prentice Hall五星书 -Advanced Digital Design With The Verilog Hdl ...2 3 4 5 6..26	woainio 2008-6-24	25952309	cdting 2023-2-22 11:50
[资料] 2010 Prentice Hall五星书 -Advanced Digital Design With The Verilog Hdl (第二版) ...2 3 4 5 6..10	zhouyihuan100 2011-10-9	9131385	cdting 2023-2-22 11:49
[招聘] 上市公司，坐标深圳西安 - IC设计	Allison_7 2023-2-22	13178	Allison_7 2023-2-22 11:23
精通VerilogHDL：IC设计核心技术实例详解(源代码) ...2 3 4 5	lang5312 2008-9-21	4714989	Jesin 2023-2-22 10:05
[资料] SAS Command Set Manuals	Somniator 2021-2-8	83773	Thompson 2023-2-21 16:15
[资料] arbiter设计详解 ...2	jl1374141105 2023-2-15	135435	伪界 2023-2-21 13:45
power of TCL1 - lab guide ...2	brianliu 2006-9-1	167687	wangli_peking 2023-2-21 11:24
[原创] Synthesize Cortex M0 SOC 、 Download to FPGA and link to Keil with SWD	dodoee 2023-1-16	22414	ayamitek 2023-2-21 09:03
[原创] 整理的soc设计相关资料，springer出版 ...2	juhuapaul 2021-3-1	196773	demonyh 2023-2-20 22:55
[资料] RISCV Vector extension	jl1374141105 2022-12-5	82576	Ralphjh 2023-2-20 11:46
[资料] Tips and Techniques on Static Timing Analysis (fix untested point) ...2 3 4 5	QQEDA 2012-5-31	4513131	wangli_peking 2023-2-20 09:35
[资料] synopsys dft流程培训资料 ...2 3 4 5 6..14	eemore 2013-1-23	13248559	wangli_peking 2023-2-19 21:59

1 ... 119 120 121 122123124 125 126 ... 761 / 761 页下一页

返回发新帖

账号		自动登录	找回密码
密码			注册

数字IC设计资料(IC前端|FPGA|ASIC) 今日: 17 |主题: 26625|排名: 6

快速发帖

浏览过的版块

站长推荐 /2