Verilog HDL Design Examples

patrickpan · 发表于 2023-1-29 23:32:31

马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。

您需要登录才可以下载或查看，没有账号？注册

x

本帖最后由 patrickpan 于 2023-1-29 23:32 编辑

The verilog language provides a means to model a digital system at many levels ofabstraction from a logic gate, to a complex digital system, to a mainframe computer.
The purpose of this book is to present the Verilog language together with a widevariety of examples so that the reader can gain a firm foundation in the design of digitalsystems using Verilog hdl. The different modeling constructs supported byVerilog are described in detail.

Verilog HDL Design Examples.pdf (6.41 MB, 下载次数: 186 )

lhyi · 发表于 2023-1-30 07:41:37

Thanks

jw216 · 发表于 2023-1-30 09:09:33

谢谢分享

lnbpzzx · 发表于 2023-1-30 09:19:29

感谢分享

eric_firebird · 发表于 2023-1-30 09:23:53

谢谢楼主

nianhai1212 · 发表于 2023-1-30 09:34:34

thanks

eisbergeisberg · 发表于 2023-1-30 09:46:57

感謝分享

inception9 · 发表于 2023-1-30 10:00:18

谢谢楼主

dmf336 · 发表于 2023-1-30 10:05:44

感谢分享

zlhrsy · 发表于 2023-1-30 10:10:12

tks a lot

[资料] Verilog HDL Design Examples

马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。

站长推荐 /3