在线咨询 切换到宽版
eetop公众号 创芯大讲堂 创芯人才网

 找回密码
 注册

手机号码,快捷登录

手机号码,快捷登录

搜全文
[资料] SiliconSmart lab guide  ...23 xiexie57 2019-10-1 2613099 cctv300 2025-8-25 05:21
[原创] FPGA Advantage(HDL Designer)软件使用说明(Xilinx篇)  ...23 skyfaller 2016-5-14 2312587 sulilittle 2025-8-24 11:14
[资料] Digital System Design with SystemVerilog(2009)  ...2 fort2121 2013-10-16 156484 yyh1040 2025-8-24 11:12
[资料] Digital Design With an Introduction to the Verilog HDL, VHDL, and SystemVerilog  ...23456..30 空白MAX 2020-11-29 29458544 yyh1040 2025-8-24 10:38
[资料] Digital System Design with SystemVerilog没水印没打印限制版本  ...23456..8 henrywu5 2010-10-8 7419207 yyh1040 2025-8-24 10:36
【下载】Digital System Design with SystemVerilog  ...23456..16 robie0106 2009-10-29 15241083 yyh1040 2025-8-24 10:34
[原创] 杜勇老师图书合集【图书 源码】  ...2345 suisuisi 2019-4-29 4315579 sawfish 2025-8-23 15:45
[资料] SDRAM学习资料 yy00668 2016-9-10 83345 blitzade 2025-8-23 09:00
[资料] 一个DDR SDRAM控制器的设计  ...23456..19 bbpfancy 2010-1-15 18452120 blitzade 2025-8-23 08:39
[资料] DDR_PHY_Interface_Specification_v5  ...2 xf2016 2025-3-13 111785 blitzade 2025-8-22 14:17
[资料] A Practical Guide for Simulation and FPGA Implementation of Digital Design 2022  ...2 post 2025-5-13 151656 ufo1001 2025-8-22 11:33
[资料] 贡献一本好书:The Simple Art of SoC Design Closing the Gap between RTL and ESL  ...2345 tsmee 2011-7-27 4916532 GAB 2025-8-21 16:42
[原创] S y nopsys2018在ubuntu20.04的安装流程  ...23 centry21 2023-9-18 207394 Voila_r 2025-8-21 11:34
[资料] spyglass dft 文档  ...23 never1978 2011-12-27 2711281 lixuemeimay 2025-8-21 09:40
[资料] 高速互联设计实现各模块“Chiplet 化” 芯电图 2023-4-3 42082 opqfeixue122 2025-8-21 09:25
[资料] [算法设计+PID]算法之-PID算法论文 flscut 2024-12-18 71280 Ralphjh 2025-8-20 16:54
[资料] [算法设计+FIR]算法之-FIR滤波器论文 flscut 2024-12-18 31101 Ralphjh 2025-8-20 16:52
[原创] 基于FPGA的NVMe over PCIe逻辑加速引擎设计 xianuser 2025-4-20 2741 xidianuser 2025-8-20 13:26
[原创] 高速存储传输系统数据缓存控制器之整体顶层设计 xidianuser 2025-4-10 2701 xidianuser 2025-8-20 13:24
[资料] USB3.1相关SPEC  ...234 xd_laoxie 2017-3-30 3413523 steven_sun 2025-8-19 22:45
[转贴] noc文档  ...2 wangzhaoxidian 2024-7-19 144163 ujslisongting 2025-8-19 22:36
经典reset设计论文  ...2 mousemao 2007-8-24 145880 rocsman 2025-8-19 22:30
[资料] 同步Reset和异步Reset(sung资料)  ...23 empty_085 2010-8-24 246178 rocsman 2025-8-19 22:25
[原创] SS8LLP DDR4 and LPDDR4  ...2 eda2022 2024-12-15 121914 ZhengQC 2025-8-19 17:25
[资料] usbc31sspphy ss8lpuns databook 半醒 2024-12-15 41037 ZhengQC 2025-8-19 17:22
[资料] usb2 femtophy otg ss8lpu databook 半醒 2024-12-15 1632 ZhengQC 2025-8-19 17:20
[资料] 求《advanced digital design with verilog hdl》英文原版非扫描版? user0418 2024-12-15 91135 ZhengQC 2025-8-19 17:17
[求助] Bitcon 入门知识 新人帖 amberduan 2024-12-15 8978 ZhengQC 2025-8-19 17:16
[求助] Anyone has ESFB resources of Lattice MachOX5-NX mipsgreen 2024-12-18 1636 ZhengQC 2025-8-19 17:13
[资料] 超级福利!cortex m4 IP免费分享 eerubbishtop 2024-12-24 71273 ZhengQC 2025-8-19 17:07
[原创] xwx prj source code Emmet_73 2025-1-22 3982 ZhengQC 2025-8-19 17:00
[原创] some file for xwx src Emmet_73 2025-1-22 1719 ZhengQC 2025-8-19 16:59
[原创] LZO Data Compression,高性能LZO无损数据压缩加速器介绍,FPGA&ASIC axpro 2025-1-24 21056 ZhengQC 2025-8-19 16:55
[资料] ug903-vivado-using-constraints 2015.2 gavin99 2025-1-26 3878 ZhengQC 2025-8-19 16:54
[资料] Malogic FPGA + CY7C68000 USB2UART verilog code(开源) 及ISE Project  ...2 dodoee 2025-1-30 101390 ZhengQC 2025-8-19 16:52
下一页 »

快速发帖

还可输入 120 个字符
您需要登录后才可以发帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条


手机版| 小黑屋| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-10-3 22:57 , Processed in 0.023107 second(s), 5 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
返回顶部 返回版块