SystemVerilog Verification UVM 1.1 Student & Lab Guide 2011.12（可搜寻 PDF）

ALUOp · 发表于 2012-10-26 10:00:10

马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。

您需要登录才可以下载或查看，没有账号？注册

x

本帖最后由 ALUOp 于 2012-11-15 15:32 编辑

SystemVerilog Verification UVM 1.1 Student & Lab Guide 2011.12（可搜寻 PDF）

At the end of this workshop the student should be able to:

Develop UVM 1.1 tests
Implement and manage report messages for printing to terminal or file
Create random stimulus and sequences
Build and manage stimulus sequencers, drivers and monitors
Create configurable agents containing sequencer, driver and monitor for re-use
Create and manage configurable environments including agents, scoreboards, TLM ports and functional coverage objects
Implement a collection of testcases each targeting a corner case of interest
Create an abstraction of DUT registers and manage these registers during test

另外还有：
SystemVerilog Verification UVM 1.1 Student & Lab Guide 2011.12（可搜寻 PDF）
SystemVerilog Testbench Student & Lab Guide 2011.12（可搜寻 PDF）
Design Compiler 1 Student & Lab Guide 2012.06 （可搜寻 PDF）
IC Compiler 1 Student & Lab Guide 2010.12 （可搜寻 PDF）
IC Compiler 2 CTS Student & Lab Guide 2010.03 （可搜寻 PDF）

zzczx · 发表于 2012-10-26 13:10:26

好东西。感谢分享

zzczx · 发表于 2012-10-26 14:07:48

lz太辛苦了。居然是扫描版。。敬佩啊
补充一个lab的链接
http://bbs.eetop.cn/viewthread.p ... ight=uvm%2Bsynopsys
Labs_UVM-1.1-2011.12.rar (
看名字刚好配套

liude19832006 · 发表于 2012-10-26 20:58:37

回复 3# zzczx

student guide是扫描的，lab guide不是扫描的，因为可以从lab guide里面直接复制文字。

kaka5358 · 发表于 2012-10-26 22:44:57

好贴顶上去，楼主辛苦了，3楼有心了！万分感谢啊！

pupukid · 发表于 2012-10-27 01:54:01

wait for a long time !

no1no1 · 发表于 2012-10-27 05:40:24

thanks for sharing

robberxiong · 发表于 2012-10-27 11:11:03

扫描的，楼主辛苦了！

tigerf49 · 发表于 2012-10-27 21:28:22

see see

gechuanzhi2006 · 发表于 2012-10-30 12:46:01

[资料] SystemVerilog Verification UVM 1.1 Student & Lab Guide 2011.12（可搜寻 PDF）

马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。

相关帖子

浏览过的版块

站长推荐 /1