IC Compiler 1 Student & Lab Guide 2010.12（可搜寻 PDF）

ALUOp · 发表于 2012-11-15 15:04:33

马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。

您需要登录才可以下载或查看，没有账号？注册

x

本帖最后由 ALUOp 于 2012-11-15 15:34 编辑

IC Compiler 1 Student & Lab Guide 2010.12（可搜寻 PDF）

At the end of this workshop you should be able to use IC Compiler to:

Perform data setup, which includes loading required synthesis and physical data, creating a Milkyway design library, and applying common timing and optimization controls
Create a non-hierarchical chip-level floorplan that will be routable and will achieve timing closure
Perform placement and related optimizations to minimize timing violations, congestion, and power
Analyze congestion maps and timing reports
Perform pre-CTS power optimization
Perform clock tree synthesis
Analyze clock and timing results post-CTS
Route the clock nets
Execute a Zroute-based signal routing flow, with concurrent via doubling and antenna fixing
Analyze and fix physical DRC and LVS violations
Perform functional ECOs
Perform chip finishing steps
Generate output files required for final validation/verification