在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 2595|回复: 2

[求助] RTL代码中例化了pad,时序出现了简单的warning

[复制链接]
发表于 2015-4-30 15:10:40 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
我在RTL代码中加入了pad的例化语句,用的是smic.18的工艺,如下
PLBI16N PAD_IN_a(.P(a), .D(top_a), .A(), .CONOF(1'b0), .SONOF(1'b1), .NEN(1'b0), .PEN(1'b0), .PD(1'b0), .PU(1'b1));
PLBI16N PAD_OUT_b(.P(b), .D(), .A(top_b), .CONOF(1'b0), .SONOF(1'b0), .NEN(1'b1), .PEN(1'b1), .PD(1'b1), .PU(1'b0));
PLBI16N PAD_IN_c(.P(c), .D(top_c), .A(), .CONOF(1'b0), .SONOF(1'b1), .NEN(1'b0), .PEN(1'b0), .PD(1'b0), .PU(1'b1));
PLBI16N PAD_OUT_e(.P(e), .D(), .A(top_e), .CONOF(1'b0), .SONOF(1'b0), .NEN(1'b1), .PEN(1'b1), .PD(1'b1), .PU(1'b0));
PLBI16N PAD_IN_clk_sys(.P(clk_sys), .D(top_clk_sys), .A(), .CONOF(1'b0), .SONOF(1'b1), .NEN(1'b0), .PEN(1'b0), .PD(1'b0), .PU(1'b1));
PLBI16N PAD_IN_clk_i2c(.P(clk_i2c), .D(top_clk_i2c), .A(), .CONOF(1'b0), .SONOF(1'b1), .NEN(1'b0), .PEN(1'b0), .PD(1'b0), .PU(1'b1));

endmodule
k_i2c), .A(), .CONOF(1'b0), .SONOF(1'b1), .NEN(1'b0), .PEN(1'b0), .PD(1'b0), .PU(1'b1));


综合后,就出现了timing warning:

rc:/> report timing -lint
============================================================
  Generated by:           Encounter(R) RTL Compiler RC10.1.306 - v10.10-s357_1
  Generated on:           Apr 30 2015  02:55:52 pm
  Module:                 clk_test
  Technology libraries:   smic18_ll_tt 0.1
                          smic18IO_ll_line_tt 2.0
  Operating conditions:   TYPICAL (balanced_tree)
  Wireload mode:          top
  Area mode:              timing library
============================================================

-------------------------------------------------------------------------------
The following sequential clock pins have no clock waveform driving them.  No   
timing constraints will be derived for paths leading to or from these pins.     

/designs/clk_test/instances_hier/ini_clk1/instances_hier/ini_clk1/instances_seq/b1_reg/pins_in/CK
/designs/clk_test/instances_hier/ini_clk1/instances_hier/ini_clk1/instances_seq/b2_reg/pins_in/CK
/designs/clk_test/instances_hier/ini_clk1/instances_hier/ini_clk1/instances_seq/b_reg/pins_in/CK
  ... 1 other warning in this category.
Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
The following timing exceptions are not currently affecting timing in the      
design.  Either no paths in the design satisfy the exception's path            
specification, or all paths that satisfy the path specification also satisfy an
exception with a higher priority.  You can improve runtime and memory usage by  
removing these exceptions if they are not truly needed.  To see if there is a   
path in the design that satisfies the path specification for an exception, or   
to see what other exception is overriding an exception because of priority, use
the command:                                                                    
  report timing -paths [eval [get_attribute paths <exception>]]

/designs/clk_test/timing/exceptions/multi_cycles/mc_1
/designs/clk_test/timing/exceptions/path_disables/dis_1
-------------------------------------------------------------------------------

说clock pins没有驱动?这是为什么呢?是不是跟我pad的例化有关系?求大牛解答
发表于 2015-5-1 17:15:31 | 显示全部楼层
sdc怎么写的, 这个-lint是不是和pt的 check_timing 一个意思?

感觉和pad例化没啥关系,clk是从pad port进来的么
 楼主| 发表于 2015-5-2 13:37:14 | 显示全部楼层
回复 2# icfbicfb
问题已经解决了,是为代码写的有问题,clk写成lk了!!!
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-7-13 18:36 , Processed in 0.017851 second(s), 9 queries , Gzip On, MemCached On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表