在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 4353|回复: 16

[资料] [J.Bergeron]Verification Methodology Manual for SystemVerilog

[复制链接]
发表于 2014-4-30 11:04:47 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
Editorial ReviewsAbout the Author
Janick Bergeron is a Scientist at Synopsys, Inc. He is the author of the best-selling book Writing Testbenches: Functional Verification of HDL Models and the moderator of the Verification Guild. Prior to joining Synopsys, Janick worked on verification methodology at Qualis Design Corporation and Bell-Northern Research. He holds a Masters degree in Electrical Engineering from the University of Waterloo, a Bachelor of Science degree in Engineering from the Université du Québec, and an MBA degree granted through the University of Oregon.

Eduard Cerny is a Principal Engineer, R&D, in the Verification Group at Synopsys, Inc. He joined Synopsys in 2001 after 25 years in academia, as Professor of Computer Science at the Université de Montréal. Eduard has a B.Sc. in Electrical Engineering from Loyola College in Montreal, Canada, and a M.Eng. and Ph.D. in Electrical Engineering from McGill University in Montreal, Canada. His interests have been in design, verification and test of hardware, and he is author of many articles in these areas.

Alan Hunter, BEng(Hons), MSc, is the Design Verification Methodology Programme manager at ARM Ltd. and is leading the design verification methodology work for ARM worldwide. This work covers all areas from CPU design verification through systems and system component design verification. His main areas of interest include optimizing design verification efficiency and quality, formal methods, and determinism in the design verification flow. Prior to joining ARM, Alan worked for a small formal verification company specializing in property and equivalence checking.

Andy Nightingale, BEng(Hons), MBCS CITP, is a consultant engineer at ARM Ltd and has led the SoC Verification group in ARM’s Cambridge and Sheffield design centers for the past four years. The group covers ARM PrimeXSys platforms and PrimeCell development, including advanced AXI- and AHB-based system backplane components such as bus interconnects and high-performance memory controllers. Prior to working at ARM, Andy worked as a real-time embedded systems engineer for a successful scientific instrument company, primarily serving the semiconductor industry.




Product Details
  • Hardcover: 510 pages
  • Publisher: Springer; 2006 edition (November 9, 2005)
  • Language: English
  • ISBN-10: 0156060892
  • ISBN-13: 978-0387255385
  • ASIN: 0387255389
  • Product Dimensions: 9.5 x 6.5 x 1.2 inches

[J.Bergeron]Verification Methodology Manual for SystemVerilog.pdf

2.37 MB, 下载次数: 237 , 下载积分: 资产 -2 信元, 下载支出 2 信元

发表于 2017-2-2 11:01:10 | 显示全部楼层
很好的资料,谢谢!
发表于 2017-2-17 18:43:06 | 显示全部楼层
Thank you~
发表于 2017-3-3 21:18:47 | 显示全部楼层
good book
发表于 2017-3-10 14:39:26 | 显示全部楼层
Thanks a lot
发表于 2018-8-5 11:04:39 | 显示全部楼层
good~
发表于 2018-8-5 16:49:03 | 显示全部楼层
thank you for your sharing!
发表于 2018-8-25 16:34:17 | 显示全部楼层
Thanks for help
发表于 2018-8-27 21:44:47 | 显示全部楼层
感谢分享
发表于 2018-9-29 12:18:02 | 显示全部楼层
谢谢分享
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-23 11:43 , Processed in 0.025325 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表