在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 7849|回复: 27

[资料] [ebook]Wafer-Level Testing and Test During Burn-In for Integrated Circuits

[复制链接]
发表于 2011-3-1 13:42:04 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
Wafer-Level Testing and Test During Burn-In for Integrated Circuits
by:  [size=90%]Sudarshan Bahukudumbi, Krishnendu Chakrabarty


Wafer-level testing refers to a critical process of subjecting integrated circuits and semiconductor devices to electrical testing while they are still in wafer form. Burn-in is a temperature/bias reliability stress test used in detecting and screening out potential early life device failures. This hands-on resource provides a comprehensive analysis of these methods, showing how wafer-level testing during burn-in (WLTBI) helps lower product cost in semiconductor manufacturing. Engineers learn how to implement the testing of integrated circuits at the wafer-level under various resource constraints. Moreover, this unique book helps practitioners address the issue of enabling next generation products with previous generation testers. Practitioners also find expert insights on current industry trends in WLTBI test solutions.

Wafer-level Testing and Test During Burn-in for Integrated Circuits.pdf

2.94 MB, 下载次数: 445 , 下载积分: 资产 -2 信元, 下载支出 2 信元

发表于 2011-3-1 16:36:57 | 显示全部楼层
非常感谢。。
发表于 2011-3-1 18:59:59 | 显示全部楼层
thanks.
发表于 2011-3-1 21:07:26 | 显示全部楼层
非常不错的一本书。
发表于 2011-3-1 23:08:06 | 显示全部楼层
thanks
发表于 2011-3-2 06:33:59 | 显示全部楼层
thanks
发表于 2011-3-2 09:57:32 | 显示全部楼层
Thanks!
发表于 2011-3-2 23:35:48 | 显示全部楼层
谢谢共享,顶一个。
发表于 2011-3-2 23:41:59 | 显示全部楼层
ddddddddddddddd
发表于 2011-3-4 18:10:08 | 显示全部楼层
goooooooooooooooooooood
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-6-28 22:19 , Processed in 0.028098 second(s), 9 queries , Gzip On, MemCached On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表