在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 9749|回复: 50

【Springer 2004】Equivalence Checking of Digital Circuits: Fundamentals.........

[复制链接]
发表于 2008-2-5 13:20:36 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
Equivalence Checking of Digital Circuits: Fundamentals, Principles, Methods
by Paul Molitor, Janett Mohnke


                               
登录/注册后可看大图



[size=120%]Equivalence Checking of Digital Circuits: Fundamentals, Principles, Methods
By Paul Molitor, Janett Mohnke


Publisher:   Springer
Number Of Pages:   265
Publication Date:   2004-01-31
ISBN-10 / ASIN:   1402077254
ISBN-13 / EAN:   9781402077258
Binding:   Hardcover


Book Description:
Hardware verification is the process of checking whether a design conforms to its specification of functionality. In today's design processes it becomes more and more important. Very large scale integrated (VLSI) circuits and the resulting digital systems have conquered a place in almost all areas of our life, even in security sensitive applications. Complex digital systems control airplanes, have been used in banks and on intensive-care units. Hence, the demand for error-free designs is more important than ever. In addition, economic reasons underline this demand as well. The design and production process of present day VLSI-circuits is highly time- and cost-intensive. Moreover, it is nearly impossible to repair integrated circuits. Thus, it is desirable to detect design errors early in the design process and not just after producing the prototype chip. All these facts are reflected by developing and production statistics of present day companies. For example, nowadays about 60% to 80% of the overall design time is spent for verification. This shows that verifying logical correctness of the design of hardware systems is a major gate to the problem of time-to-market.
With the chip complexity constantly increasing, the difficulty as well as the importance of functional verification of new product designs has been increased. It is not only more important to get error-free designs. Moreover, it becomes an increasingly difficult task for a team of human designers to carry out a full design without errors. The traditional training of new verification engineers has to be adapted to the new situation. New skills are necessary. For these reasons, nearly all major universities offer lectures on basic verification techniques such as propositional temporal logic, model checking, equivalence checking, and simulation coverage measures. The present book is designed as a textbook covering one of the most important aspects in the verification process &endash; equivalence checking of Boolean circuits.
Equivalence Checking of Digital Circuits is a textbook for advanced students in electrical and computer engineering, but is also intended for researchers who will find it useful as a reference text.

Equivalence Checking of Digital Circuits.rar

1.19 MB, 下载次数: 358 , 下载积分: 资产 -2 信元, 下载支出 2 信元

发表于 2008-2-5 16:25:08 | 显示全部楼层
赞!!!!!
发表于 2008-2-17 21:55:49 | 显示全部楼层
Good !!!!!!!!!!!!!!
发表于 2008-2-18 10:49:10 | 显示全部楼层
good!!!!!11
发表于 2008-2-18 10:52:19 | 显示全部楼层
good share.thanks
发表于 2008-2-22 15:46:16 | 显示全部楼层
好书好人
发表于 2008-2-23 01:40:34 | 显示全部楼层
godd ding
发表于 2008-2-23 08:38:24 | 显示全部楼层
好东西
谢谢楼主
发表于 2008-2-23 11:41:18 | 显示全部楼层
GREAT!!THANKS FOR SHARING.
头像被屏蔽
发表于 2008-2-25 13:33:18 | 显示全部楼层
提示: 作者被禁止或删除 内容自动屏蔽
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-16 11:53 , Processed in 0.024195 second(s), 8 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表