【2021】ASIC Design and Synthesis. RTL Design Using Verilog

RFstudent · 发表于 2021-9-4 23:45:52

马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。

您需要登录才可以下载或查看，没有账号？注册

x

by Vaibbhav Taraate
Springer Nature Singapore Pte Ltd. 2021
This work is subject to copyright. All rights are reserved by the Publisher, whether the whole or part
of the material is concerned, specifically the rights of translation, reprinting, reuse of illustrations,
recitation, broadcasting, reproduction on microfilms or in any other physical way, and transmission
or information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar
methodology now known or hereafter developed.

lhyi · 发表于 2021-9-6 00:11:48

Thanks

jimcmwang · 发表于 2021-9-6 01:40:31

ASIC Design and Synthesis. RTL Design Using Verilog (by V. Taraate).pdf 11.14 MB, 下载次数: 7 , 下载积分: 资产 -4 信元, 下载支出 4 信元

zampple · 发表于 2021-9-6 08:35:07

感谢分享

lans0625 · 发表于 2021-9-6 08:40:55

thanks

puxiancheng · 发表于 2021-9-6 09:10:09

感谢分享教材

Byte2020SOC · 发表于 2021-9-6 23:17:11

very good

prabakaran_vlsi · 发表于 2021-9-8 03:59:46

thanks for sharing the file

xuxms · 发表于 2021-9-8 08:33:22

thanks for sharing the file

maximusjenna · 发表于 2021-9-8 22:08:56

thank you very much

[资料] 【2021】ASIC Design and Synthesis. RTL Design Using Verilog

马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。

站长推荐 /2