在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 2040|回复: 0

[求助] noise aware PLL flow dual-path PFD+CP?

[复制链接]
发表于 2015-12-21 20:13:08 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x

Dear all,

I'm simulating a ring-vco based PLL for clock generation. I want to know the  jitter of the proposed circuit. So I decided to run the noise aware PLL flow to simulate the whole system's jitter performance. But I was stuck at some problems.

1. My PLL is a typical analog PLL, which consists a PFD, a CP, a VCO and a divider and some other bias circuits. For the reason of achieving faster lock, I designed a dual-path PFD+CP structure. Typically, the PFD detects the rising edge or the falling edge of the reference clock and the feedback clock, but my design detects both edges. When running the noise aware PLL flow, I happened to find that the mismatch of the Iup and Idown seems too big, i.e. the Iup is 5uA, while the Idown is -19uA, shown in the output log file. And what's more, the difference between uptr and downtr ,refdelay and fbdelay, are large too.

I tried another PFD+CP stucture, which detects only the rising edge, the mismatch seems negligible.


So my problem is how do I handle the dual-path PFD+CP stucture.

2. I have another question which is what does the period jitter or phase jitter means?

In the noise aware PLL flow, the output' PSD curve contains information like the period jitter=12e-11s, the phase jitter=60e-10s. What does these terms mean? Is there any help file which defines these two terms rigorously? And what's the relationship between these terms and the Jc, Jcc and so on?


Hoping for your reply!

Thanks!

您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-5 16:06 , Processed in 0.016078 second(s), 8 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表