在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 1868|回复: 0

[招聘] 【内推】数字IC后端工程师内推机会(西安/上海)

[复制链接]
发表于 2014-8-7 08:25:08 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
有意者发邮件: 122808909@qq.com

数字IC后端设计工程师,要求工作经验两年以上
公司为业内知名企业

Responsibilities:

1. Responsible for developing digital designs with emphasis on backend, including Floor-plan, power planning, Place, CTS and Route.

2. Work with Front-end designers to optimize timing/area/power of the design implementation and perform static timing analysis.

3. Optimization and Verification of layout for tape-out (including RC extraction, ECO, DRC, LVS).

4. Power IR drop analysis and optimization, area and parasitic layout optimization, chip size optimization.

5. Static Timing analysis (Prime Time) and setup/hold fix.

6. Formal Verification for equivalence checking (Formality).

7. Generation of fill structures according to technology requirements.

Requirements:

1. 2-4 years experience in backend design flow (APR) with proven SOC tape-out experience.

2. Experienced in Synopsys/Cadence automatically physical implementation tools and flows (IC-Compiler/ Astro / SOC-Encounter/ Milky-way/ Star-RCX) is a plus.

3. Experience with one or more scripting languages (Perl, TCL, or Shell) to make reusable automatically flow is a plus.

4. Experience and knowledge about FE design (RTL code, flow) and verification is a plus.

5. Good analytical and debugging skills.

6. Good command of English.

您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-5 22:51 , Processed in 0.014256 second(s), 8 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表