|
马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。
您需要 登录 才可以下载或查看,没有账号?注册
x
-8 years experience in Synthesis, STA and Timing closure activities of Full Chip and IPs
Experience in setting up full chip synthesis flow and develop synthesis constraints
Experience in STA and timing closure activities and coming up with STA constraints for the design.
Should be able to setup and own/drive the STA and timing closure activities for the design.
Experience with Synopsis DC & Synopsys Primetime tools and Primetime SI tools is required.
Experience with Cadence RC and ETS is a preferred.
The candidate should have very good knowledge about Architecture, RTL, Netlist and DFT methodology.
Should be able to write simple scripts to process the reports, come up with ECO etc.,
Should understand the whole Physical Design flow and should be able to provide inputs for implementation
Should have timing closure experience for at least 2 full chip SoC designs.
KT Human Resources Consulting Company (Shanghai) was established in 2001 in response to a need for a recruitment consultancy to be an active, contributing member of the semiconductor community, as opposed to simply a supplier to it.We provide professional search and talent acquisition in the Integrated Circuit、Electronic、Telecommunications industry of international corporations in Greater China. Our client list contains numerous international companies, many of them are long-term customers.
If you interested in the job, pls sent your cv to: hr@kthr.com, thanks! |
|