|
发表于 2006-11-10 22:44:30
|
显示全部楼层
testbench is design by verification language, not tool. You can wirte a testbench with verilog, vhdl, systemc and even c/c++.
nc-sc, vcs, modelsim just a tool with gui, compiler, simulator, waveform-view. There is no difference |
|