在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 2344|回复: 8

[资料] Hardware Acceleration of EDA Algorithms

[复制链接]
发表于 2011-1-24 15:25:17 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
Hardware Acceleration of EDA Algorithms.jpg
Kanupriya Gulati · Sunil P. Khatri
Hardware Acceleration
of EDA Algorithms
Custom ICs, FPGAs and GPUs


Preface
In recent times, serial software applications have no longer enjoyed significant
gains in performance with process scaling, since microprocessor performance gains
have been hampered due to increases in power and manufacturability issues, which
accompany scaling. With the continuous growth of IC design complexities, this
problem is particularly significant for EDA applications. In this research monograph,
we evaluate the feasibility of hardware platforms such as custom ICs, FPGAs,
and graphics processors, for accelerating EDA algorithms. We choose applications
which contribute significantly to the total runtime of the VLSI design flow and
which have varied degrees of inherent parallelism in them. We study the acceleration
of such algorithms on these alternative platforms. We also present an automated
approach to accelerate certain specific types of uniprocessor subroutines on
the GPU.
This research monograph consists of four parts. The alternative hardware platforms,
along with the details of the programming model used for interfacing with
the graphics processing units, are discussed in the first part of this monograph.
The second part of this monograph studies the acceleration of an algorithm in
the control-dominated category, namely Boolean satisfiability (SAT). The third part
studies the acceleration of some algorithms in the control plus data parallel category,
namely Monte Carlo based statistical static timing analysis, circuit simulation,
fault simulation and fault table generation. In the fourth part of the monograph, we
present the automated approach to generate GPU code to accelerate certain software
subroutines.

Hardware Acceleration of EDA Algorithms.pdf
发表于 2011-1-24 17:26:23 | 显示全部楼层
good reference for EDA algorithm
发表于 2011-1-24 21:16:44 | 显示全部楼层
thanks!
发表于 2011-1-24 22:25:29 | 显示全部楼层
thanks a lot
发表于 2011-1-25 10:21:18 | 显示全部楼层
谢谢啊。。。。。
发表于 2014-10-29 05:27:27 | 显示全部楼层
http://repository.tamu.edu/bitstream/handle/1969.1/ETD-TAMU-2009-12-7471/GULATI-DISSERTATION.pdf
发表于 2015-7-3 02:08:28 | 显示全部楼层
thx for sharing
发表于 2015-7-3 02:53:46 | 显示全部楼层
wo de ma ya, tai bang le.
发表于 2015-7-3 08:31:52 | 显示全部楼层
GOOD BOOK
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

×

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-5-10 06:00 , Processed in 0.051849 second(s), 8 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表