|
|
发表于 2011-10-30 12:02:51
|
显示全部楼层
|
The VSPI core implements an SPI interface compatible with the many
serial EEPROMs, and microcontrollers. The VSPI core is typically used
as an SPI master, but it can be configured as an SPI slave as well.
The SPI bus is a 3 wire bus that in effect links a serial shift
register between the "master" and the "slave". Typically both the
master and slave have an 8 bit shift register so the combined
register is 16 bits. When an SPI transfer takes place, the master and
slave shift their shift registers 8 bits and thus exchange their 8
bit register values. |
|
/2 
eetop公众号
创芯大讲堂
创芯人才网
