|
马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。
您需要 登录 才可以下载或查看,没有账号?注册
×
It's basic DC. Doc.
content as following:
INTRODUCTION........................
BASIC SYNTHESIS FLOW................
CORRECT INPUT FILES.................
DEFINING LIBRARIES..................
SYNOPSYS SETUP FILE.................
Setup File Description..............
EFFICIENTLY READING FILES...........
ANALYZE / ELABORATE VERSUS READ_FILE
analyze.............................
Elaborate...........................
link Command........................
read_file...........................
Comparison..........................
PRESTO ON VERSUS PRESTO OFF.........
Presto Variables....................
READ EXAMPLE........................
hdlin_report_inferred_modules.......
Generic Components..................
FOCUSED CONSTRAINTS.................
DESIGN ENVIRONMENT..................
Operating Conditions................
Wire Load Models....................
Wire Load Model Example.............
System Interface....................
CONSTRAINTS.........................
Timing..............................
Area................................
Design Rules........................
UNUSUAL CLOCK CONSTRAINTS...........
CONCLUSION.......................... |
|