在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
[资料] Verilog语言的IEEE标准(2005版) attachment  ...23 catannie 2016-10-18 2511604 ic886 2024-10-10 10:48
[2008 6月新书] CMOS SRAM Circuit Design and Parametric Test attachment  ...23456..31 jacocobi 2008-6-3 30660798 hbz2010 2024-10-10 09:54
[资料] M3 M0交换学习资料 ASIC88TOM 2024-7-26 61290 fengsui 2024-10-10 05:35
[资料] signed 2's complement 和signed 1's complement 区别 浪海 2020-6-30 43982 catannie 2024-10-9 19:00
cadence版图设计教程和仿真教程 attachment  ...23456..63 kongchau 2008-12-18 62988368 i0977454522 2024-10-9 16:32
[资料] Architecting High-Performance Embedded Systems @2021 attach_img  ...23456 2046 2022-10-26 5210798 skahill 2024-10-9 14:20
[资料] 综合与时序分析的设计约束 Synopsys设计约束(SDC).pdf attachment  ...2 tengjiexx 2023-5-6 125438 PYGH 2024-10-8 19:34
[资料] 基于FPGA的软件无线电DDC设计 attachment  ...23456..7 智慧棒 2012-1-27 6020973 rfyong 2024-10-8 17:27
[资料] 时序约束和时序分析,看这两本就足够了 attachment  ...23456..22 gooseman 2018-10-8 21363729 clslhy 2024-10-8 16:47
FPGA在软件无线电中的应用 attachment cooperation 2007-4-1 82430 zhangming325 2024-10-8 16:09
[求助] 求问!Synopsys Designware库中数据是从哪个流程优化来的? 新人帖 Moumo 2024-3-1 21147 Patrick0809 2024-10-8 15:53
[求助] verdi创建的.v文件导入报错,求解 attach_img 木石 2017-9-5 55082 Patrick0809 2024-10-8 15:48
[求助] [求助] synopsys的vcs安装有误——/bin/sh: 0: Illegal option -h great_sun 2024-4-20 1916 Patrick0809 2024-10-8 14:50
[资料] 基于FPGA的软件无线电高级培训班的精品资料 attachment  ...2 智慧棒 2011-8-21 195166 zhangming325 2024-10-8 14:21
[资料] FPGA-Verilog学习之红外接收解码_红外接收源码 attachment 明德扬教育 2017-8-3 73366 keenboyee 2024-10-8 11:08
Xilinx的FPGA设计全流程:Modelsim-Synplify.Pro-ISE.rar attachment  ...23456..31 chengzhenjun 2007-3-31 30445915 ic886 2024-10-7 22:38
[资料] JESD79-4B,欢迎下载! attachment  ...2 litaoilet 2022-11-24 102190 clslhy 2024-10-7 21:59
[资料] low power design attachment  ...2345 Avalon 2016-1-26 4410170 clslhy 2024-10-7 21:55
[资料] synopsys designware ahci sata databook attachment  ...2 sunfire 2012-5-21 168984 clslhy 2024-10-7 21:18
[资料] onfi 5 协议 attachment dreamfly123123 2024-3-28 92135 clslhy 2024-10-7 21:15
[资料] 【第四版】Digital Video and Audio Broadcasting Technology attachment  ...2 lyoovue 2024-6-25 133772 clslhy 2024-10-7 14:12
[求助] 《数字滤波器的MATLAB与FPGA实现——Altera/Verilog版(第2版)》 attachment  ...2 xiewushuang 2021-7-15 193453 li_john 2024-10-7 11:28
[资料] Verilog设计教程-夏宇闻.pdf attachment tengjiexx 2023-5-6 82581 NANHU_BRUCE 2024-10-6 18:45
[资料] Designing with Xilinx FPGAs_ Using Vivado》 新人帖 attachment  ...23456 lanzhang 2021-1-2 5818488 tomedavid 2024-10-6 11:28
[资料] Advanced HDL Synthesis and SOC Prototyping attachment  ...23 xiaohaolaoda 2021-8-25 266475 zhb9103 2024-10-5 20:18
[资料] Computer Arithmetic--Algorithms and Hardware Designs--2nd Edition attach_img  ...2 kl_upc 2024-5-24 164766 zhb9103 2024-10-5 20:17
[资料] Synopsys和Cadence最新软件网盘分享4(13年11月更新)  ...23456..10 504472832 2013-11-6 9847708 robinfit01 2024-10-5 18:41
Advanced Computer Architecture and.Parallel Processing.pdf attachment  ...2345 ching 2009-3-12 4610531 zhb9103 2024-10-5 12:37
[资料] verilog代码 attach_img 齐天大胜 2024-6-5 61501 cikulangsat 2024-10-3 16:01
[原创] USB Sniffer 一个开源的USB协议analyzer attach_img dodoee 2024-8-14 12085 cikulangsat 2024-10-3 15:54
[原创] VERISILICON_SMIC13_V1.0 attachment  ...23456..8 amonghsh006 2011-7-22 7930669 igolaps 2024-10-2 21:35
Cadence SpectreRF PowerPoint file attachment  ...234 hi_china59 2009-9-7 3110263 igolaps 2024-10-2 17:40
[资料] ARM 700 Series Doc attachment 半醒 2024-9-30 2885 hitlusong 2024-10-1 13:59
[原创] vivado时序约束编写笔记 attachment  ...23 Baoli 2023-10-14 223821 jsncepu 2024-9-30 20:16
ic前端几本经典书籍推荐 attachment  ...23456..19 chevalier 2006-3-25 18352550 cmmjava 2024-9-30 13:51
下一页 »

快速发帖

还可输入 120 个字符
您需要登录后才可以发帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

X

小黑屋| 手机版| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-6-23 11:25 , Processed in 0.026339 second(s), 7 queries , Gzip On, MemCached On.

eetop公众号 创芯大讲堂 创芯人才网
返回顶部 返回版块