state Machine Design Techniques for Verilog and VHDL

trisnake · 发表于 2008-12-5 01:43:19

一些资料

buaabcg · 发表于 2008-12-11 22:35:51

学习学习

michaelwolf80 · 发表于 2008-12-16 10:20:21

thank you very much!

regit · 发表于 2009-2-4 15:59:50

it is so great and thank for your share

regit · 发表于 2009-2-4 16:01:03

it is so great and thank for your share

regit · 发表于 2009-2-4 16:14:53

it is so great and thank for your share for this book

regit · 发表于 2009-2-4 16:18:44

ha! it is so great and thank for your share for this book.

regit · 发表于 2009-2-4 16:21:20

ha! it is so great and thank for your share for this book.

regit · 发表于 2009-2-4 16:22:46

ha! it is so great and thank for your share for this book.

regit · 发表于 2009-2-4 16:24:25

very good a book, thanks for your share

站长推荐 /2