在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 9393|回复: 33

柯明道-overcome latchup failure of a power controller IC

[复制链接]
发表于 2007-9-6 17:14:53 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
論文名稱Failure analysis and solutions to overcome latchup failure event of a power controller IC in bulk CMOS technology


期刊S.-H. Chen and Ming-Dou Ker, “On-panel output buffer with offset compensation technique for data driver in LTPS technology,”Microelectronics Reliability, vol. 46, no. 7, pp. 1042-1049, Jul. 2006
摘要        Latchup failure which occurred at only one output pin of a power controller IC product is investigated in this work. The special design requirement of the internal circuits causes the parasitic diode that is inherent between the n-well and p-substrate to be a triggering source of the latchup occurrence in this IC. The parasitic diode of the internal PMOS was easily turned on by an anomalous external signal to trigger the neighbor parasitic Silicon Controlled Rectifier (SCR)
        path which causes latchup event in the CMOS IC product. Some solutions to overcome this latchup failure have been also proposed in this paper.

473_JMR_SHChen_Ker_July_2006.pdf

630.3 KB, 下载次数: 298 , 下载积分: 资产 -2 信元, 下载支出 2 信元

发表于 2008-6-18 09:21:02 | 显示全部楼层
好东西!
发表于 2009-10-4 19:59:01 | 显示全部楼层
奇怪
這篇在台灣的博碩士論文圖書館竟找不到
只能在這裏抓...
发表于 2009-10-6 22:53:59 | 显示全部楼层
Thanks a lot!
发表于 2010-11-14 21:15:26 | 显示全部楼层
好东西!
发表于 2010-11-15 16:39:16 | 显示全部楼层
nice paper
发表于 2010-11-16 09:54:53 | 显示全部楼层
thanks~~~
发表于 2010-11-18 23:06:28 | 显示全部楼层
thank you ~
发表于 2011-1-21 14:30:01 | 显示全部楼层
回复 1# semico_ljj
发表于 2011-1-21 14:35:02 | 显示全部楼层
回复 9# wangjianping
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

小黑屋| 手机版| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-2-17 02:15 , Processed in 0.029293 second(s), 10 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表