Warning: The register 'counter_reg[0]' may not be optimally implemented because of a lack of compatible components with correct clock/enable phase. (OPT-1205)
Error: Register 'counter_reg[0]' could not be mapped because sequential output inversion is disabled. (OPT-1218)