在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 5907|回复: 5

[求助] Techgen生成的qrctechfile不能用,报错EXTIQRC-314,求解

[复制链接]
发表于 2016-3-23 23:19:09 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
此qrctechfile是在innovus中使用的,在route和postroute时用更精确的引擎和模型抽RC

将itf转换成ict之后,用Techgen -si
Techgen -compilation
生成并compile了qrctechfile,由于只用了lvsfile和p2lvsfile,在compile的时候报了:





  1. [ly@liuyang typical]$ Techgen -compilation -lvs lvsfile -p2lvs p2lvsfile
  2. WARNING: HOST <liuyang> DOES NOT APPEAR TO BE A CADENCE SUPPORTED LINUX CONFIGURATION.
  3.          For More Info,  Please Run '<cdsroot>/tools.lnx86/bin/checkSysConf' <productId>.



  4.      Techgen(tm) Tech file Generator.


  5. INFO (LBMISC-215205):
  6. *** Cadence Quantus QRC Extraction Techgen -trans VERSION 15.1.4 Linux 64 bit - (Fri Nov 20 15:19:16 PST 2015)  ***


  7. INFO (CAPGEN-41199):


  8. Techgen -trans results will be written to directory: /disk2/tsmc65gp/qrcTechfile_comp/typical

  9. Warning [input]: Line 10: 'well' statement is ignored in ICT file line.
  10. Warning [input]: Line 11: 'well' statement is ignored in ICT file line.
  11. Warning [input]: Wire edge enlargement table for R and C should be
  12. specified together. Check 'poly' in ICT file.
  13. WARNING (CAPGEN-41446): Substrate layer 'N_SOURCE_DRAIN' will be automatically generated
  14.         during extraction due to incomplete p2lvs mapping. This may lead to
  15.         unintended results.

  16. WARNING (CAPGEN-41446): Substrate layer 'FOX_C' will be automatically generated
  17.         during extraction due to incomplete p2lvs mapping. This may lead to
  18.         unintended results.

  19. INFO (CAPGEN-41737): Lvs layers DNW MIM_TERM MOM_field1 MOM_field2 MOM_field3 MOM_field4 MOM_field5 MOM_field6 MOM_field7 PROBEM1_T PROBEM2_T PROBEM3_T PROBEM4_T PROBEM5_T PROBEM6_T PROBEM7_T RFDMY5T RFDMY6T RFDMY_hia RFDMY_hia_psub RF_MIM_TERM avStamp0008b7 avStamp0008bf avStamp0008c7 avStamp0008cf avStamp0008d7 avStamp0008df avStamp0008e7 avStamp0008ef avStamp0008f7 avStamp0008ff avStamp000907 avStamp00090a avStamp000912 avStamp000915 avStamp00091d avStamp000920 avStamp000928 avStamp000930 avStamp000933 avStamp00093b avStamp00093e avStamp000946 avStamp000949 avStamp000951 avStamp000959 avStamp00095c avStamp000964 avStamp000967 avStamp0025d5 avStamp0025dd avStamp003326 avStamp00332e cbm cemit1 cnbase1 cnemit1 coll1 cpbase1 crown ctm d_nd25hvd d_nd25hvdw d_pd25hvd d_tndiff d_tpdiff diff_mom gate1 gate1_not_IO2 iemit1 inbase1 indm9c indm9m indm9p inemit1 ipbase1 mom3m1 mom3m2 mom3p1 mom3p2 mom4m1 mom4m2 mom4p1 mom4p2 mom5m1 mom5m2 mom5p1 mom5p2 mom6m1 mom6m2 mom6p1 mom6p2 mom7m1 mom7m2 mom7p1 mom7p2 n_pplug n_psub ncoll1 nplug ntap ntap_not_var nxwell nxwell_npn p3 poly2 poly_rf poly_term pplug psub psub_term ptap rfdmy56 rwel s_nd25hvd s_nd25hvdw s_pd25hvd s_tndiff s_tpdiff schottky_n schottky_p shield shieldud tiod tndiff tpdiff ydio_ass ydio_hole are not mapped in layer_setup file

  20. INFO (CAPGEN-41338):

  21. Techgen -trans Date: Wed Mar 23 23:21:11 2016



复制代码



用在innovus中后,抽寄生的时候报错:






  1. INFO (EXTIQRC-101) :
  2.   Integrated QRC - 64-bit Parasitic Extractor - Version 15.1.2-s269
  3. ---------------------------------------------------------------------
  4.              Copyright 2015 Cadence Design Systems, Inc.


  5. INFO (EXTIQRC-103) : Starting at 2016-Mar-23 22:00:51 (2016-Mar-23 14:00:51 GMT).

  6. INFO (EXTIQRC-104) : Starting extraction session...

  7. INFO (EXTIQRC-314) : There are no RCgen techfile data in the unified techfile.  RCgen techfile
  8. data are necessary for IQRC cell level extractions.


复制代码



差不多这个错误的解决方式,是我生成的qrctechfile不对吗?

请各位大神指点!
 楼主| 发表于 2016-4-6 19:31:12 | 显示全部楼层
problem solved
发表于 2016-4-7 11:34:22 | 显示全部楼层
版本问题?
发表于 2016-6-19 12:58:12 | 显示全部楼层
问一下您,Techgen  -simulation 之后Tuchgen -compilation 后面应该是哪些文件?
发表于 2024-5-27 11:29:28 | 显示全部楼层
楼主你好,请问"Wire edge enlargement table for R and C should be specified together. Check 'poly' in ICT file."的问题是如何解决的呢,我也遇到了一样的问题
发表于 2024-6-19 20:49:35 | 显示全部楼层
Wire edge enlargement table for R and C should be
specified together?
你好,我碰到同样问题,请问你是怎么解决的?多谢指教!
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

×

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-22 04:13 , Processed in 0.024112 second(s), 8 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表