Timing Analysis for Nanometer Designs A Practical Approach
+
The.Go.Programming.Language
+ Sonics: CPF Flow for Highly-Configurable on chip ip
+ Virage Logic Minimizing Design Complexity with Power-Optimized Physical IP
+ ...A Practical Guide to Low-Power Design User Experience with CP
ARC Energy PRO Technology for Active Power Management
Integrating Power Awareness in SoC Design with CPF
CPF in the Low-Power Design Reference Flow
NXP User Experience Complex SoC Implementation with CPF
ARM 1176-JZFS CPU-Based Low-Power Subsystem
AMD Power Gating in a High-Performance GPU
Freescale Wireless Low-Power Design and Verification with CPF
....
ARM Cortex iRM CPF-Driven Low-Power Functionality in High-Performance Design Flow