在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
楼主: Avalon

[资料] low power design

[复制链接]
发表于 2016-3-7 21:20:30 | 显示全部楼层
thnx!
发表于 2016-3-7 21:39:19 | 显示全部楼层




    Timing Analysis for Nanometer Designs  A Practical Approach

+

The.Go.Programming.Language

+ Sonics: CPF Flow for Highly-Configurable on chip ip
+ Virage Logic Minimizing Design Complexity with Power-Optimized Physical IP

+ ...A Practical Guide to Low-Power Design User Experience with CP
ARC Energy PRO Technology for Active Power Management
Integrating Power Awareness in SoC Design with CPF
CPF in the Low-Power Design Reference Flow
NXP User Experience Complex SoC Implementation with CPF
ARM 1176-JZFS CPU-Based Low-Power Subsystem
AMD Power Gating in a High-Performance GPU
Freescale Wireless Low-Power Design and Verification with CPF

....

ARM Cortex iRM CPF-Driven Low-Power Functionality in High-Performance Design Flow
发表于 2016-3-13 21:27:16 | 显示全部楼层
谢谢分享
发表于 2016-3-23 11:34:41 | 显示全部楼层
Thanks for sharing.
发表于 2016-3-28 12:15:07 | 显示全部楼层
thnx!
发表于 2016-3-28 12:38:58 | 显示全部楼层
thanks for sharing
发表于 2016-3-29 11:14:18 | 显示全部楼层
好东西,看一看
发表于 2016-5-29 09:01:23 | 显示全部楼层
THANK YOU
发表于 2016-5-29 23:14:24 | 显示全部楼层
多谢楼主分享~~~~~~~~~~~
发表于 2016-7-11 14:12:25 | 显示全部楼层
非常有用,谢谢。
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条


小黑屋| 手机版| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-12-27 22:27 , Processed in 0.021424 second(s), 6 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表