在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 3121|回复: 0

[求助] quartus编译时报错

[复制链接]
发表于 2015-9-13 20:32:35 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
出现Error: Can't place  PLL "PLL:inst1|altpll:altpll_component|PLL_altpll:auto_generated|pll1" -- I/O pin CLOCK (port type INCLK of the PLL) is assigned to a location which is not connected to port type INCLK of any PLL on the device
Info: Fitter preparation operations ending: elapsed time is 00:00:01
Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Error: Can't fit design in device
Warning: Following 1 pins must use external clamping diodes.

Info: Pin DATA0 uses I/O standard 2.5 V at H2
Error: Quartus II 64-Bit Fitter was unsuccessful. 2 errors, 6 warnings

Error: Peak virtual memory: 390 megabytes

Error: Processing ended: Sun Sep 13 15:16:57 2015

Error: Elapsed time: 00:00:05

Error: Total CPU time (on all processors): 00:00:05
Error: Quartus II Full Compilation was unsuccessful. 4 errors, 61 warnings
求大神指导。。。
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-22 17:51 , Processed in 0.014522 second(s), 8 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表