在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 4029|回复: 2

[求助] 求教::cycloneIV 报以下错误。请问该如何解决这类问题?或者去哪里找答案啊?

[复制链接]
发表于 2014-12-28 19:52:37 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
直接baidu不出来啊,google又不好使。(以下错误不是同时编译时出错的。)

Error (176557): Can't place MPLL or GPLL PLL   in target device due to device constraints
Error (176399): Following nodes use the same resource DEDICATED_BUF_X58_Y90_N0_I1


Error (15783): Input port CLK of GXB Calibration block atom "pcie_core:U_pcie_core|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_rte8:pcie_core_serdes_alt_c3gxb_rte8_component|cal_blk0" must be connected



Error (15783): Input port CLK of GXB Calibration block atom "pcie_core:U_pcie_core|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_rte8:pcie_core_serdes_alt_c3gxb_rte8_component|cal_blk0" must be connected




Error (176399): Following nodes use the same resource counter C0 of PLL_8
        Error (176404): Node "pll_125M:U_pll_125M|altpll:altpll_component|pll_125M_altpll:auto_generated|wire_pll1_clk[0]" is currently placed at location counter C0 of PLL_8 with a Global Signal type of Global Clock
                Error (176405): Node drives Clock Control Block clk_all:U_clk_all_125M|clk_all_altclkctrl_9nd:clk_all_altclkctrl_9nd_component|clkctrl1
        Error (176404): Node "pll_125M:U_pll_125M|altpll:altpll_component|pll_125M_altpll:auto_generated|wire_pll1_clk[2]" is currently placed at location counter C0 of PLL_8 with a Global Signal type of Global Clock
                Error (176405): Node drives Clock Control Block clk_all:U_clk_all_75M_180|clk_all_altclkctrl_9nd:clk_all_altclkctrl_9nd_component|clkctrl1
Error (176399): Following nodes use the same resource DEDICATED_BUF_X58_Y1_N0_I0
        Error (176404): Node "pll_core_125:U_pll_core_125|altpll:altpll_component|pll_core_125_altpll:auto_generated|wire_pll1_clk[0]" is currently placed at location counter C0 of PLL_1 with a Global Signal type of Auto
                Error (176405): Node drives Clock Control Block clk_all:U_clk_core_125|clk_all_altclkctrl_9nd:clk_all_altclkctrl_9nd_component|clkctrl1
        Error (176404): Node "pcie_refclk~input" is currently placed at location PIN T14 (CLKIO12, DIFFCLK_7p, REFCLK2p) with a Global Signal type of Global Clock
                Error (176405): Node drives Clock Control Block clk_all:U_clk_all_refclk|clk_all_altclkctrl_9nd:clk_all_altclkctrl_9nd_component|clkctrl1




Error (176557): Can't place MPLL or GPLL PLL "pll_tsbusclk:tsbus_clk_pll|altpll:altpll_component|pll_tsbusclk_altpll:auto_generated|pll1" in target device due to device constraints
        Error (176558): Can't place MPLL or GPLL PLL "pll_tsbusclk:tsbus_clk_pll|altpll:altpll_component|pll_tsbusclk_altpll:auto_generated|pll1" in PLL location PLL_1 due to device constraints
                Error (176559): Can't place MPLL or GPLL PLL "pll_tsbusclk:tsbus_clk_pll|altpll:altpll_component|pll_tsbusclk_altpll:auto_generated|pll1" in PLL location PLL_1 because I/O cell "pic_1944M_clk" cannot be placed in I/O pin Pin_T10 (port type INCLK of the PLL)
                        Error (176567): Can't place I/O cell "pic_1944M_clk" in I/O pin Pin_T10 because it is already placed in I/O pin Pin_T9
                Error (176559): Can't place MPLL or GPLL PLL "pll_tsbusclk:tsbus_clk_pll|altpll:altpll_component|pll_tsbusclk_altpll:auto_generated|pll1" in PLL location PLL_1 because I/O cell "pic_1944M_clk" cannot be placed in I/O pin Pin_T9 (port type INCLK of the PLL)
                        Info (176602): Can't assign clock type global clock to node "pic_1944M_clk" in location Pin_T9
                Error (176559): Can't place MPLL or GPLL PLL "pll_tsbusclk:tsbus_clk_pll|altpll:altpll_component|pll_tsbusclk_altpll:auto_generated|pll1" in PLL location PLL_1 because I/O cell "pic_1944M_clk" cannot be placed in I/O pin Pin_AF14 (port type INCLK of the PLL)
                        Error (176567): Can't place I/O cell "pic_1944M_clk" in I/O pin Pin_AF14 because it is already placed in I/O pin Pin_T9
                Error (176559): Can't place MPLL or GPLL PLL "pll_tsbusclk:tsbus_clk_pll|altpll:altpll_component|pll_tsbusclk_altpll:auto_generated|pll1" in PLL location PLL_1 because I/O cell "pic_1944M_clk" cannot be placed in I/O pin Pin_AF13 (port type INCLK of the PLL)
                        Error (176567): Can't place I/O cell "pic_1944M_clk" in I/O pin Pin_AF13 because it is already placed in I/O pin Pin_T9
                Error (176559): Can't place MPLL or GPLL PLL "pll_tsbusclk:tsbus_clk_pll|altpll:altpll_component|pll_tsbusclk_altpll:auto_generated|pll1" in PLL location PLL_1 because I/O cell "pic_1944M_clk" cannot be placed in I/O pin Pin_T15 (port type INCLK of the PLL)
                        Error (176567): Can't place I/O cell "pic_1944M_clk" in I/O pin Pin_T15 because it is already placed in I/O pin Pin_T9
                Error (176559): Can't place MPLL or GPLL PLL "pll_tsbusclk:tsbus_clk_pll|altpll:altpll_component|pll_tsbusclk_altpll:auto_generated|pll1" in PLL location PLL_1 because I/O cell "pic_1944M_clk" cannot be placed in I/O pin Pin_T14 (port type INCLK of the PLL)
                        Error (176567): Can't place I/O cell "pic_1944M_clk" in I/O pin Pin_T14 because it is already placed in I/O pin Pin_T9
        Error (176558): Can't place MPLL or GPLL PLL "pll_tsbusclk:tsbus_clk_pll|altpll:altpll_component|pll_tsbusclk_altpll:auto_generated|pll1" in PLL location PLL_2 due to device constraints
                Error (176559): Can't place MPLL or GPLL PLL "pll_tsbusclk:tsbus_clk_pll|altpll:altpll_component|pll_tsbusclk_altpll:auto_generated|pll1" in PLL location PLL_2 because I/O cell "pic_1944M_clk" cannot be placed in I/O pin Pin_L10 (port type INCLK of the PLL)
                        Error (176567): Can't place I/O cell "pic_1944M_clk" in I/O pin Pin_L10 because it is already placed in I/O pin Pin_T9
                Error (176559): Can't place MPLL or GPLL PLL "pll_tsbusclk:tsbus_clk_pll|altpll:altpll_component|pll_tsbusclk_altpll:auto_generated|pll1" in PLL location PLL_2 because I/O cell "pic_1944M_clk" cannot be placed in I/O pin Pin_L9 (port type INCLK of the PLL)
                        Error (176567): Can't place I/O cell "pic_1944M_clk" in I/O pin Pin_L9 because it is already placed in I/O pin Pin_T9
                Error (176559): Can't place MPLL or GPLL PLL "pll_tsbusclk:tsbus_clk_pll|altpll:altpll_component|pll_tsbusclk_altpll:auto_generated|pll1" in PLL location PLL_2 because I/O cell "pic_1944M_clk" cannot be placed in I/O pin Pin_A14 (port type INCLK of the PLL)
                        Error (176567): Can't place I/O cell "pic_1944M_clk" in I/O pin Pin_A14 because it is already placed in I/O pin Pin_T9
                Error (176559): Can't place MPLL or GPLL PLL "pll_tsbusclk:tsbus_clk_pll|altpll:altpll_component|pll_tsbusclk_altpll:auto_generated|pll1" in PLL location PLL_2 because I/O cell "pic_1944M_clk" cannot be placed in I/O pin Pin_B14 (port type INCLK of the PLL)
                        Error (176567): Can't place I/O cell "pic_1944M_clk" in I/O pin Pin_B14 because it is already placed in I/O pin Pin_T9
                Error (176559): Can't place MPLL or GPLL PLL "pll_tsbusclk:tsbus_clk_pll|altpll:altpll_component|pll_tsbusclk_altpll:auto_generated|pll1" in PLL location PLL_2 because I/O cell "pic_1944M_clk" cannot be placed in I/O pin Pin_L14 (port type INCLK of the PLL)
                        Error (176567): Can't place I/O cell "pic_1944M_clk" in I/O pin Pin_L14 because it is already placed in I/O pin Pin_T9
                Error (176559): Can't place MPLL or GPLL PLL "pll_tsbusclk:tsbus_clk_pll|altpll:altpll_component|pll_tsbusclk_altpll:auto_generated|pll1" in PLL location PLL_2 because I/O cell "pic_1944M_clk" cannot be placed in I/O pin Pin_L15 (port type INCLK of the PLL)
                        Error (176567): Can't place I/O cell "pic_1944M_clk" in I/O pin Pin_L15 because it is already placed in I/O pin Pin_T9
        Error (176558): Can't place MPLL or GPLL PLL "pll_tsbusclk:tsbus_clk_pll|altpll:altpll_component|pll_tsbusclk_altpll:auto_generated|pll1" in PLL location PLL_3 due to device constraints
                Error (176559): Can't place MPLL or GPLL PLL "pll_tsbusclk:tsbus_clk_pll|altpll:altpll_component|pll_tsbusclk_altpll:auto_generated|pll1" in PLL location PLL_3 because I/O cell "pic_1944M_clk" cannot be placed in I/O pin Pin_AF14 (port type INCLK of the PLL)
                        Error (176567): Can't place I/O cell "pic_1944M_clk" in I/O pin Pin_AF14 because it is already placed in I/O pin Pin_T9
                Error (176559): Can't place MPLL or GPLL PLL "pll_tsbusclk:tsbus_clk_pll|altpll:altpll_component|pll_tsbusclk_altpll:auto_generated|pll1" in PLL location PLL_3 because I/O cell "pic_1944M_clk" cannot be placed in I/O pin Pin_AF13 (port type INCLK of the PLL)
                        Error (176567): Can't place I/O cell "pic_1944M_clk" in I/O pin Pin_AF13 because it is already placed in I/O pin Pin_T9
                Error (176559): Can't place MPLL or GPLL PLL "pll_tsbusclk:tsbus_clk_pll|altpll:altpll_component|pll_tsbusclk_altpll:auto_generated|pll1" in PLL location PLL_3 because I/O cell "pic_1944M_clk" cannot be placed in I/O pin Pin_T15 (port type INCLK of the PLL)
                        Error (176567): Can't place I/O cell "pic_1944M_clk" in I/O pin Pin_T15 because it is already placed in I/O pin Pin_T9
                Error (176559): Can't place MPLL or GPLL PLL "pll_tsbusclk:tsbus_clk_pll|altpll:altpll_component|pll_tsbusclk_altpll:auto_generated|pll1" in PLL location PLL_3 because I/O cell "pic_1944M_clk" cannot be placed in I/O pin Pin_T14 (port type INCLK of the PLL)
                        Error (176567): Can't place I/O cell "pic_1944M_clk" in I/O pin Pin_T14 because it is already placed in I/O pin Pin_T9
                Error (176559): Can't place MPLL or GPLL PLL "pll_tsbusclk:tsbus_clk_pll|altpll:altpll_component|pll_tsbusclk_altpll:auto_generated|pll1" in PLL location PLL_3 because I/O cell "pic_1944M_clk" cannot be placed in I/O pin Pin_N25 (port type INCLK of the PLL)
                        Error (176567): Can't place I/O cell "pic_1944M_clk" in I/O pin Pin_N25 because it is already placed in I/O pin Pin_T9
                Error (176559): Can't place MPLL or GPLL PLL "pll_tsbusclk:tsbus_clk_pll|altpll:altpll_component|pll_tsbusclk_altpll:auto_generated|pll1" in PLL location PLL_3 because I/O cell "pic_1944M_clk" cannot be placed in I/O pin Pin_N26 (port type INCLK of the PLL)
                        Error (176567): Can't place I/O cell "pic_1944M_clk" in I/O pin Pin_N26 because it is already placed in I/O pin Pin_T9
                Error (176559): Can't place MPLL or GPLL PLL "pll_tsbusclk:tsbus_clk_pll|altpll:altpll_component|pll_tsbusclk_altpll:auto_generated|pll1" in PLL location PLL_3 because I/O cell "pic_1944M_clk" cannot be placed in I/O pin Pin_R26 (port type INCLK of the PLL)
                        Error (176567): Can't place I/O cell "pic_1944M_clk" in I/O pin Pin_R26 because it is already placed in I/O pin Pin_T9
                Error (176559): Can't place MPLL or GPLL PLL "pll_tsbusclk:tsbus_clk_pll|altpll:altpll_component|pll_tsbusclk_altpll:auto_generated|pll1" in PLL location PLL_3 because I/O cell "pic_1944M_clk" cannot be placed in I/O pin Pin_P26 (port type INCLK of the PLL)
                        Error (176567): Can't place I/O cell "pic_1944M_clk" in I/O pin Pin_P26 because it is already placed in I/O pin Pin_T9
        Error (176558): Can't place MPLL or GPLL PLL "pll_tsbusclk:tsbus_clk_pll|altpll:altpll_component|pll_tsbusclk_altpll:auto_generated|pll1" in PLL location PLL_4 due to device constraints
                Error (176559): Can't place MPLL or GPLL PLL "pll_tsbusclk:tsbus_clk_pll|altpll:altpll_component|pll_tsbusclk_altpll:auto_generated|pll1" in PLL location PLL_4 because I/O cell "pic_1944M_clk" cannot be placed in I/O pin Pin_N25 (port type INCLK of the PLL)
                        Error (176567): Can't place I/O cell "pic_1944M_clk" in I/O pin Pin_N25 because it is already placed in I/O pin Pin_T9
                Error (176559): Can't place MPLL or GPLL PLL "pll_tsbusclk:tsbus_clk_pll|altpll:altpll_component|pll_tsbusclk_altpll:auto_generated|pll1" in PLL location PLL_4 because I/O cell "pic_1944M_clk" cannot be placed in I/O pin Pin_N26 (port type INCLK of the PLL)
                        Error (176567): Can't place I/O cell "pic_1944M_clk" in I/O pin Pin_N26 because it is already placed in I/O pin Pin_T9
                Error (176559): Can't place MPLL or GPLL PLL "pll_tsbusclk:tsbus_clk_pll|altpll:altpll_component|pll_tsbusclk_altpll:auto_generated|pll1" in PLL location PLL_4 because I/O cell "pic_1944M_clk" cannot be placed in I/O pin Pin_R26 (port type INCLK of the PLL)
                        Error (176567): Can't place I/O cell "pic_1944M_clk" in I/O pin Pin_R26 because it is already placed in I/O pin Pin_T9
                Error (176559): Can't place MPLL or GPLL PLL "pll_tsbusclk:tsbus_clk_pll|altpll:altpll_component|pll_tsbusclk_altpll:auto_generated|pll1" in PLL location PLL_4 because I/O cell "pic_1944M_clk" cannot be placed in I/O pin Pin_P26 (port type INCLK of the PLL)
                        Error (176567): Can't place I/O cell "pic_1944M_clk" in I/O pin Pin_P26 because it is already placed in I/O pin Pin_T9
                Error (176559): Can't place MPLL or GPLL PLL "pll_tsbusclk:tsbus_clk_pll|altpll:altpll_component|pll_tsbusclk_altpll:auto_generated|pll1" in PLL location PLL_4 because I/O cell "pic_1944M_clk" cannot be placed in I/O pin Pin_A14 (port type INCLK of the PLL)
                        Error (176567): Can't place I/O cell "pic_1944M_clk" in I/O pin Pin_A14 because it is already placed in I/O pin Pin_T9
                Error (176559): Can't place MPLL or GPLL PLL "pll_tsbusclk:tsbus_clk_pll|altpll:altpll_component|pll_tsbusclk_altpll:auto_generated|pll1" in PLL location PLL_4 because I/O cell "pic_1944M_clk" cannot be placed in I/O pin Pin_B14 (port type INCLK of the PLL)
                        Error (176567): Can't place I/O cell "pic_1944M_clk" in I/O pin Pin_B14 because it is already placed in I/O pin Pin_T9
                Error (176559): Can't place MPLL or GPLL PLL "pll_tsbusclk:tsbus_clk_pll|altpll:altpll_component|pll_tsbusclk_altpll:auto_generated|pll1" in PLL location PLL_4 because I/O cell "pic_1944M_clk" cannot be placed in I/O pin Pin_L14 (port type INCLK of the PLL)
                        Error (176567): Can't place I/O cell "pic_1944M_clk" in I/O pin Pin_L14 because it is already placed in I/O pin Pin_T9
                Error (176559): Can't place MPLL or GPLL PLL "pll_tsbusclk:tsbus_clk_pll|altpll:altpll_component|pll_tsbusclk_altpll:auto_generated|pll1" in PLL location PLL_4 because I/O cell "pic_1944M_clk" cannot be placed in I/O pin Pin_L15 (port type INCLK of the PLL)
                        Error (176567): Can't place I/O cell "pic_1944M_clk" in I/O pin Pin_L15 because it is already placed in I/O pin Pin_T9
        Error (176561): Can't place MPLL or GPLL PLL "pll_tsbusclk:tsbus_clk_pll|altpll:altpll_component|pll_tsbusclk_altpll:auto_generated|pll1" in PLL location PLL_5 because location is already occupied by node "pcie_core:U_pcie_core|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_rte8:pcie_core_serdes_alt_c3gxb_rte8_component|altpll:pll0|altpll_si81:auto_generated|pll1"
        Error (176572): Can't place the MPLL or GPLL PLL "pll_tsbusclk:tsbus_clk_pll|altpll:altpll_component|pll_tsbusclk_altpll:auto_generated|pll1" in the PLL location PLL_6 because the location operates on compensation mode but the PLL supports only "no compensation" mode
        Error (176572): Can't place the MPLL or GPLL PLL "pll_tsbusclk:tsbus_clk_pll|altpll:altpll_component|pll_tsbusclk_altpll:auto_generated|pll1" in the PLL location PLL_7 because the location operates on compensation mode but the PLL supports only "no compensation" mode
        Error (176561): Can't place MPLL or GPLL PLL "pll_tsbusclk:tsbus_clk_pll|altpll:altpll_component|pll_tsbusclk_altpll:auto_generated|pll1" in PLL location PLL_8 because location is already occupied by node "pll_125M:U_pll_125M|altpll:altpll_component|pll_125M_altpll:auto_generated|pll1"
发表于 2014-12-29 08:14:15 | 显示全部楼层
把工程下面的.qsf文件删掉,然后重新配置工程试试。好像是约束文件有冲突。
发表于 2015-1-1 13:14:10 | 显示全部楼层
回复 1# shandongtou

把时钟管脚分配到3A 或者8A bank 就可以了 ,具体原因如下:
   http://www.altera.com.cn/support ... rd05032011_649.html

3B和8B Bank中单端REFCLK/DIFFCLK的P端口不能到达FPGA内核逻辑。因为没有布线通道存在于这些时钟输入管脚和FPGA内核逻辑。如果添加这些管脚的约束,会导致Quartus II软件报错。

在非收发器应用时,3B和8B Bank中单端REFCLK/DIFFCLK的P端口可以为MPLL5, MPLL6, MPLL7和MPLL8提供时钟。


太坑了,我在这纠结了还几天!!!

您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

×

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-5-9 12:23 , Processed in 0.026546 second(s), 11 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表