在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 2245|回复: 1

[求助] 关于Estimated I/O Latency的问题

[复制链接]
发表于 2014-11-9 12:17:15 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
To account for clock network latency in external delays, you can set the
estimate_io_latency variable to true. When this variable is set to true, the tool assigns
clock network delay to every input or output port. The tool assumes that clock tree synthesis
balances network latency across different clocks. Based on this assumption, the tool
estimates off-chip clock latency with reference to the synthesized clock tree in the current
design.
If you used the -network_latency_included option with the set_input_delay command
or set_output_delay command, the tool does not use an estimated I/O latency. Using the
-network_latency_included option tells the tool that the clock network latency of the
related clock is included in the input or output delay. The ideal way to model external network latency is to add the delay to the external delay and use the -network_latency_included
option. Using the estimate_io_latency variable gives a reasonable representation if the
clock network latency is balanced across different clocks.

大家是怎么理解上述解释的,我没怎么理解。望高手赐教
发表于 2014-11-11 10:21:38 | 显示全部楼层
一般不用 ,因为pr之前你不清楚 clock network delay多少,你怎么include呢
您需要登录后才可以回帖 登录 | 注册

本版积分规则

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-5 05:26 , Processed in 0.018996 second(s), 8 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表