在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 2207|回复: 3

[求助] encounter library character ,求交流

[复制链接]
发表于 2014-7-10 15:11:18 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
大家好啊,为什么我的鄂伦春 db_prepare 后,db_gate ,读不出来输入和输出呢,是什么FEEDTHRU  ,不是 INPUT
 楼主| 发表于 2014-7-10 15:25:34 | 显示全部楼层
hi,thanks for you attention!
I use ELC in my work ,when i type the "db_prepare -force" there goes the warning:
elc>  db_prepare -force
==== Simplify Mode ====
MODEL FILE: amic5n.scs ( #size = 4486 )
Reading MODEL: AMI06N
Reading MODEL: AMI06P
SUBCKT FILE: amic5n.scs ( #size = 4486 )

SUBCKT FILE: dut_sub.scs ( #size = 287 )
Reading SUBCKT:INV
Expanding SUBCKT:INV
Writing : foo.ipdb/INV.design
Writing : foo.ipdb/INV.design/body/path
Writing : foo.ipdb/INV.design/body/instance
Writing : foo.ipdb/INV.design/body/net
Writing : foo.ipdb/INV.design/boundary/port
Reading : foo.ipdb/INV.design
==============================
       DESIGN : INV
==============================
--------------------
--------------------
D0000: : POWER
--------------------
=> 1 vectors generated
Writing : foo.ipdb/INV.design/simulate/spec
Writing : foo.ipdb/INV.design/simulate/subckt
[WARNING(db_prepare)]alone net : A is found. => [reset to ground]
[WARNING(db_prepare)]Please check whether supply nodes are marked global in the netlist, if not specify them with .global statements
[WARNING(db_prepare)]alone net : Y is found. => [reset to ground]
[WARNING(db_prepare)]Please check whether supply nodes are marked global in the netlist, if not specify them with .global statements
[WARNING(db_prepare)]alone net : VDD is found. => [reset to ground]
[WARNING(db_prepare)]Please check whether supply nodes are marked global in the netlist, if not specify them with .global statements
[WARNING(db_prepare)]alone net : GND is found. => [reset to ground]
[WARNING(db_prepare)]Please check whether supply nodes are marked global in the netlist, if not specify them with .global statements
Writing : foo.ipdb/INV.design/boundary/port
Writing : foo.ipdb/INV.design/body/type
================================
   stimulus generation  summary
================================
Name            #MOS    #DVEC   #RVEC
----------------------------------------
INV             0       1       0
----------------------------------------
                         1       0
Reading setup file : setup.ss
-          INV (CELL) -      typical - 2011-02-25 15:11:06 (2011-02-25 07:11:06 GMT)

then i type "db_date" ,it can not recognize the NOT gate
elc>  db_gate
==============================
       DESIGN : INV
==============================
DESIGN ( INV );
//      =================
//       PORT DEFINITION
//      =================
         SUPPLY0 GND ( GND );
         SUPPLY1 VDD ( VDD );
         FEEDTHRU A ( A );
         FEEDTHRU Y ( Y );
//      ===========
//       INSTANCES
//      ===========
END_OF_DESIGN;
- feed-through ( A ) is found
- feed-through ( Y ) is found
can you help me to deal with it ?thanks very much
发表于 2014-7-28 15:49:39 | 显示全部楼层
学习了
 楼主| 发表于 2014-7-29 20:48:21 | 显示全部楼层
回复 3# lggod24697

ha ,I have solved my problem

   i should have used  vi to edit setup.ss ,if didn't, there will be a lot error .

and when I use the spectre ,I still have not pass .

but using hspice ,it passed .
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

×

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-6 14:34 , Processed in 0.015753 second(s), 6 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表