在线咨询 切换到宽版
eetop公众号 创芯大讲堂 创芯人才网

 找回密码
 注册

手机号码,快捷登录

手机号码,快捷登录

搜帖子
楼主: dudiaoke

[资料] phd thesis (high speed SAR ADC in detail)

[复制链接]
发表于 2013-12-26 12:40:20 | 显示全部楼层
多谢楼主分享
回复 支持 反对

使用道具 举报

 楼主| 发表于 2013-12-27 15:15:54 | 显示全部楼层
phd thesis (high speed SAR ADC in detail)
回复 支持 反对

使用道具 举报

 楼主| 发表于 2013-12-27 15:16:20 | 显示全部楼层
HIGH SPEED SUCCESSIVE APPROXIMATION ADC AND ITS APPLICATIONS
by
Masoud Ensafdaran

Data converters are required in many applications such as serial link, wireless communication
and clock generation circuits. For example, analog to digital converters (ADCs) are usually
time-interleaved to implement very high speed ADCs in serial link and ultra wide-band
(UWB) receivers. Phase to digital conversion is also a critical building block of digital
phase locked loops (DPLLs). With recent advancements in speed and power consumption,
successive approximation ADCs (SAR ADCs) have achieved significant attention. The focus
of this dissertation is on the design of a high speed and low power SAR ADC. The main
target application of our ADC is time-interleaved ADCs and DPLLs.
Several new techniques are proposed to realize a single-stage 10b 250MS/s SAR ADC. A
double capacitor-array digital to analog converter (DAC) with top plate sampling enables
the use of simple switch circuitry with faster settling time while improving power efficiency.
The ADC also employs a two-speed variable clock generator to exploit the reduced DAC
settling time requirements. A semi-dynamic comparator modified for low voltage design is
used to achieve fast decision and reset times. A multiple latch based SAR logic decreases
回复 支持 反对

使用道具 举报

 楼主| 发表于 2014-1-6 20:05:50 | 显示全部楼层
phd thesis (high speed SAR ADC in detail
回复 支持 反对

使用道具 举报

发表于 2014-1-9 10:38:43 | 显示全部楼层
回复 支持 反对

使用道具 举报

发表于 2014-1-11 22:15:56 | 显示全部楼层
多谢楼主
回复 支持 反对

使用道具 举报

发表于 2014-1-12 09:35:01 | 显示全部楼层
thx for sharing~
回复 支持 反对

使用道具 举报

 楼主| 发表于 2014-1-16 10:00:02 | 显示全部楼层
Data converters are required in many applications such as serial link, wireless communication
and clock generation circuits. For example, analog to digital converters (ADCs) are usually
time-interleaved to implement very high speed ADCs in serial link and ultra wide-band
(UWB) receivers. Phase to digital conversion is also a critical building block of digital
phase locked loops (DPLLs). With recent advancements in speed and power consumption,
successive approximation ADCs (SAR ADCs) have achieved significant attention. The focus
of this dissertation is on the design of a high speed and low power SAR ADC. The main
target application of our ADC is time-interleaved ADCs and DPLLs.
Several new techniques are proposed to realize a single-stage 10b 250MS/s SAR ADC. A
double capacitor-array digital to analog converter (DAC) with top plate sampling enables
the use of simple switch circuitry with faster settling time while improving power efficiency.
The ADC also employs a two-speed variable clock generator to exploit the reduced DAC
settling time requirements. A semi-dynamic comparator modified for low voltage design is
used to achieve fast decision and reset times. A multiple latch based SAR logic decreases
vi
回复 支持 反对

使用道具 举报

发表于 2014-1-16 16:12:48 | 显示全部楼层
看看那·
回复 支持 反对

使用道具 举报

发表于 2014-1-16 22:47:35 | 显示全部楼层
多谢楼主分享
回复 支持 反对

使用道具 举报

您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

手机版| 小黑屋| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-8-6 17:30 , Processed in 0.017630 second(s), 3 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表