在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
楼主: qq8467798

[资料] Digital VLSI Chip Design with Cadence and Synopsys CAD Tools

[复制链接]
发表于 2016-11-25 13:09:56 | 显示全部楼层
thank  you so much
发表于 2017-3-29 07:15:19 | 显示全部楼层
非常感謝~~~~
发表于 2017-6-2 09:23:14 | 显示全部楼层
great stuff
发表于 2017-6-2 09:35:43 | 显示全部楼层
amazing
发表于 2017-11-20 01:13:38 | 显示全部楼层
标记一下,好好收藏,楼主辛苦了!!!
发表于 2017-12-22 08:54:30 | 显示全部楼层
Digital VLSI Chip Design with Cadence and Synopsys CAD Tools
Digital VLSI Chip Design with Cadence and Synopsys CAD Tools.part1.rar (5 MB)
Digital VLSI Chip Design with Cadence and Synopsys CAD Tools.part2.rar (5 MB)
Digital VLSI Chip Design with Cadence and Synopsys CAD Tools.part3.rar (5 MB)
Digital VLSI Chip Design with Cadence and Synopsys CAD Tools.part4.rar (5 MB)
Digital VLSI Chip Design with Cadence and Synopsys CAD Tools.part5.rar (5 MB)
Digital VLSI Chip Design with Cadence and Synopsys CAD Tools.part6.rar (2.55 MB)
发表于 2017-12-22 08:56:39 | 显示全部楼层
Digital VLSI Chip Design with Cadence and Synopsys CAD Tools
Digital VLSI Chip Design with Cadence and Synopsys CAD Tools.part1.rar (5 MB)
Digital VLSI Chip Design with Cadence and Synopsys CAD Tools.part2.rar (5 MB)
Digital VLSI Chip Design with Cadence and Synopsys CAD Tools.part3.rar (5 MB)
Digital VLSI Chip Design with Cadence and Synopsys CAD Tools.part4.rar (5 MB)
Digital VLSI Chip Design with Cadence and Synopsys CAD Tools.part5.rar (5 MB)
Digital VLSI Chip Design with Cadence and Synopsys CAD Tools.part6.rar (2.55 MB)
发表于 2017-12-22 08:58:30 | 显示全部楼层
Digital VLSI Chip Design with Cadence and Synopsys CAD Tools
Digital VLSI Chip Design with Cadence and Synopsys CAD Tools.part1.rar (5 MB)
Digital VLSI Chip Design with Cadence and Synopsys CAD Tools.part2.rar (5 MB)
Digital VLSI Chip Design with Cadence and Synopsys CAD Tools.part3.rar (5 MB)
Digital VLSI Chip Design with Cadence and Synopsys CAD Tools.part4.rar (5 MB)
Digital VLSI Chip Design with Cadence and Synopsys CAD Tools.part5.rar (5 MB)
Digital VLSI Chip Design with Cadence and Synopsys CAD Tools.part6.rar (2.55 MB)
发表于 2017-12-22 09:03:59 | 显示全部楼层
Digital VLSI Chip Design with Cadence and Synopsys CAD Tools
Digital VLSI Chip Design with Cadence and Synopsys CAD Tools.part1.rar (5 MB)
Digital VLSI Chip Design with Cadence and Synopsys CAD Tools.part2.rar (5 MB)
Digital VLSI Chip Design with Cadence and Synopsys CAD Tools.part3.rar (5 MB)
Digital VLSI Chip Design with Cadence and Synopsys CAD Tools.part4.rar (5 MB)
Digital VLSI Chip Design with Cadence and Synopsys CAD Tools.part5.rar (5 MB)
Digital VLSI Chip Design with Cadence and Synopsys CAD Tools.part6.rar (2.55 MB)
发表于 2017-12-22 09:05:37 | 显示全部楼层
Digital VLSI Chip Design with Cadence and Synopsys CAD Tools
Digital VLSI Chip Design with Cadence and Synopsys CAD Tools.part1.rar (5 MB)
Digital VLSI Chip Design with Cadence and Synopsys CAD Tools.part2.rar (5 MB)
Digital VLSI Chip Design with Cadence and Synopsys CAD Tools.part3.rar (5 MB)
Digital VLSI Chip Design with Cadence and Synopsys CAD Tools.part4.rar (5 MB)
Digital VLSI Chip Design with Cadence and Synopsys CAD Tools.part5.rar (5 MB)
Digital VLSI Chip Design with Cadence and Synopsys CAD Tools.part6.rar (2.55 MB)
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-22 06:42 , Processed in 0.020704 second(s), 6 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表