在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 4815|回复: 15

[资料] ESD in Nanoscale CMOS Technology-MD Ker

[复制链接]
发表于 2011-10-5 20:36:57 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
ESD Protection Consideration in Nanoscale CMOS Technology

Ming-Dou Ker and Chun-Yu Lin
Institute of Electronics, National Chiao-Tung University, Hsinchu, Taiwan

Abstract — The thinner gate oxide in nanoscale CMOS
technologies seriously degraded the electrostatic discharge
(ESD) robustness of IC products. As the feature sizes in
nanoscale CMOS technologies are further scaling down, the onchip
ESD protection designs are more challenging. The ESD
protection considerations, including ESD design window, area
efficiency, leakage current, and high-voltage tolerance, were
presented in this abstract. Some possible solutions against these
issues in nanoscale CMOS technologies were also included in
this paper.

Index Terms – CMOS, electrostatic discharge (ESD), onchip
ESD protection.

2011 NANO_ESD protection consideration in nanoscale CMOS technology.pdf

590.45 KB, 下载次数: 79 , 下载积分: 资产 -2 信元, 下载支出 2 信元

 楼主| 发表于 2011-10-5 20:38:38 | 显示全部楼层
best。。。
发表于 2011-10-5 20:42:44 | 显示全部楼层
have a look!
发表于 2011-10-6 10:24:28 | 显示全部楼层
Good reference for nano-ESD design
发表于 2011-10-6 10:52:42 | 显示全部楼层
Good reference for nano-ESD
发表于 2011-10-7 18:19:44 | 显示全部楼层
发表于 2011-10-14 12:46:33 | 显示全部楼层
好资料,谢谢分享!
发表于 2011-10-25 11:00:15 | 显示全部楼层
nice paper
thanks for sharing
发表于 2011-10-26 21:48:50 | 显示全部楼层
很好,谢谢!
发表于 2014-4-3 15:04:50 | 显示全部楼层
版面很清楚,下载看看
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-22 11:19 , Processed in 0.028894 second(s), 10 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表