Help on Spartan6 FPGA IO Standard Constrain

lik0604 · 发表于 2011-4-17 21:44:23

马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。

您需要登录才可以下载或查看，没有账号？注册

x

Hi, all,

  Recently I designed a DDR3(x4 mode, dual rank RDIMM) controller, and verified it on spartan6-lx150t-2fgg676.
The VDD of DDR3 interface is 1.5V power supplied. I used "SSTL2_II" io standard to constrain the DDR3 bus.
But when I changed io standard to "SSTL15_II", the ISE tool indicated that "SSTL15_II" is not supplied.
  Can anyone explain why SSTL15_II occurs error ?
  Thanks in advanced.

acgoal · 发表于 2011-4-17 22:36:04

回复 1# lik0604

You can refer to Spartan 6 IO use guide to get valid IO standard for DDR3, this error report indicates this device/the IO bank can not support IO standard of SSTL15_II.

lik0604 · 发表于 2011-4-18 11:33:00

OK, I'll try it.

[原创] Help on Spartan6 FPGA IO Standard Constrain

马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。

相关帖子

浏览过的版块

站长推荐 /1