在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 2391|回复: 1

[招聘] Senior SerDes Analog IC Design Engineer-上海

[复制链接]
发表于 2011-3-3 13:47:18 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x

Position: Senior SerDes Analog IC Design Engineer

Location: Shanghai, China


Position Description

Responsible for the design and development of SerDes analog/mixed signal IC circuit blocks from initial concept and specification through final verification and conformance to customer requirements.

Position Requirements

•
Bachelor or master degree in Electronics Engineering and related majors, PHD is preferred.

•
Minimum 5 years industry experience in CMOS SerDes IC design

•
Experience in SerDes transceiver designs including some of the following circuit blocks: System level modeling by matlab, C, or VerilogA; Driver; Receiver; Serializer; Deserializer; Phase Interpolator; Low jitter PLL; High Speed Clock Distribution; Bias and Bandgap and Voltage Regulators.

·
Good knowledge of a set of common SerDes standards and their electrical requirements, and a thorough understanding of jitter.

·
Proficient in using CAD tools for circuit simulation, layout, and physical verification (Cadence tool experience, lab test experience, and experience at 65nm and below technologies are a plus).

·
Good in problem solving and communication.

·
Ability to work cooperatively in team environment.

Annabel hunter

MSN 和邮箱  goodmorningliujing@163.com

如果你感兴趣,我会及时和你沟通信息。

发表于 2011-9-7 09:59:35 | 显示全部楼层
回复 1# annabelliu


    good!!
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-9 09:37 , Processed in 0.016428 second(s), 8 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表