UNIVERISITY OF CALIFORNIA
Los Angeles
A 3.3-V 12-b 50-MS/s A/D Converter in 0.6-µm
CMOS with 80-dB SFDR
A dissertation submitted in partial satisfaction of the
requirements for the degree Doctor of Philosophy
in Electrical Engineering
by
Hui Pan
1999