Warning: Comparison with unknown, don't care or tristate will always be false, may cause simulation and synthesis mismatch
Error: RTL interpretation messages were produced during link.
Verification results may disagree with a logic simulator. (FM-089)
Error: Failed to set top design to 'r:/WORK/can_core' (FM-156)
0