ESD protection solutions for high voltage technologies.pdf
abstract
There is a trend to revive mature technologies while including high voltage options. ESD protection in those technologies is challenging due to narrow ESD design windows, NMOS degradation problems and the creation of unexpectedly weak parasitic devices. Different case studies are presented for ESD protection based on latch-up immune SCR devices. ESD protection solutions for high voltage technologies.pdf(729.12 KB, 下载次数: 632 )
http://www.eetop.cn/bbs/viewthread.php?tid=231549
1. High-voltage nLDMOS in waffle-layout style with body-injected technique for ESD protection
2. Investigation on the validity of holding voltage in high-voltage devices measured by transmission-line-pulsing (TLP)
3. Source-side engineering to increase holding voltage of LDMOS in a 0.5-um 16-V BCD technology to avoid latch-up failure
4. Improvement on ESD robustness of lateral DMOS in high-voltage CMOS ICs by body current injection
5. Measurement on snapback holding voltage of high-voltage LDMOS for latch-up consideration