在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 35267|回复: 112

[资料] Analog Behavioral Modeling with the Verilog-A Language

[复制链接]
发表于 2010-3-17 15:16:23 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
file:///C:/DOCUME%7E1/DETONA%7E1/LOCALS%7E1/Temp/moz-screenshot-2.png

                               
登录/注册后可看大图


Product Description    Analog Behavioral Modeling With The Verilog-A Language  provides the IC designer with an introduction to the methodologies and  uses of analog behavioral modeling with the Verilog-A language. In  doing so, an overview of Verilog-A language constructs as well as  applications using the language are presented. In addition, the book  is accompanied by the Verilog-A Explorer IDE (Integrated Development  Environment), a limited capability Verilog-A enhanced SPICE simulator  for further learning and experimentation with the Verilog-A language.  This book assumes a basic level of understanding of the usage of  SPICE-based analog simulation and the Verilog HDL language, although  any programming language background and a little determination should  suffice.   From the Foreword:   `Verilog-A is a new hardware design language (HDL) for analog  circuit and systems design. Since the mid-eighties, Verilog HDL has  been used extensively in the design and verification of digital  systems. However, there have been no analogous high-level languages  available for analog and mixed-signal circuits and systems.   Verilog-A provides a new dimension of design and simulation capability  for analog electronic systems. Previously, analog simulation has been  based upon the SPICE circuit simulator or some derivative of it.  Digital simulation is primarily performed with a hardware description  language such as Verilog, which is popular since it is easy to learn  and use. Making Verilog more worthwhile is the fact that several tools  exist in the industry that complement and extend Verilog's  capabilities ...   Behavioral Modeling With the Verilog-A Language provides a good  introduction and starting place for students and practicing engineers  with interest in understanding this new level of simulation  technology. This book contains numerous examples that enhance the text  material and provide a helpful learning tool for the reader. The text  and the simulation program included can be used for individual study  or in a classroom environment ...'   Dr. Thomas A. DeMassa, Professor of Engineering, Arizona State  University

Analog Behavioral Modeling with the Verilog-A Language .part1.rar

4.75 MB, 下载次数: 1229 , 下载积分: 资产 -3 信元, 下载支出 3 信元

Analog Behavioral Modeling with the Verilog-A Language .part2.rar

2.7 MB, 下载次数: 1077 , 下载积分: 资产 -2 信元, 下载支出 2 信元

发表于 2010-3-18 09:03:57 | 显示全部楼层
use verilog AMS
发表于 2010-3-18 09:07:04 | 显示全部楼层
AMS is better but need verilog simulator to work with analog simulator
发表于 2010-3-18 09:26:18 | 显示全部楼层
tks a lot
发表于 2010-3-18 09:50:22 | 显示全部楼层
Nobody but you
发表于 2010-5-21 09:35:51 | 显示全部楼层
thanks!
发表于 2010-6-8 19:46:18 | 显示全部楼层
di ji ban
发表于 2010-6-8 19:48:38 | 显示全部楼层
fujian bushi zhege chubanshe
头像被屏蔽
发表于 2010-6-24 16:43:13 | 显示全部楼层
提示: 作者被禁止或删除 内容自动屏蔽
发表于 2010-7-9 23:29:18 | 显示全部楼层
Thanks
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-12-19 09:32 , Processed in 0.025105 second(s), 8 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表