Re-Use of Stackups
Now, users can save stackups as re-usable IP. This saves the time and possibility of errors
associated with re-entering all the physical parameters. The saved stackup can be loaded
into any LineSim or BoardSim design.
Design and Technology Kits
Kits are now availabe for specific design and simulation of a number of devices and
interfaces. These include:
 DDR
 DDR2
 Fibre Channel
 PCI-X
 PCI Express
 USB
 Serial ATA
 SAS
Integration with Expedition Enterprise
and Board Station XE
HyperLynx 8.0 improves integration, and therefore the efficiency of both tools. Each of
the enhancements is described in detail in this section.
LineSim to CES – Topology Templates
With the enhanced integration, LineSim can now be used to graphically define topology
templates and enter their constraints. Among definable constraints are length/delay,
differential pairs, detailed route ordering, as well as advanced formula usage. The
illustration shows how easily constraints can be entered.
CES to LineSim
Conversely, enhanced integration lets users extract nets from CES to LineSim. This
provides an easy starting point for topology-template definition or refinement. The
following screen shot illustrates the ease of net extraction.
CES to BoardSim
New capabilities also allow CES to transfer constraints to BoardSim for batch simulation
and checking. BoardSim can perform batch simulation on both electrical constraints and
model assignments, as shown below.
DxDesigner to LineSim
Now, users can extract nets from DxDesigner for use in LineSim. This also includes back
annotation. Extraction of nets for use in LineSim is the starting point for topologytemplate
definition refinement. The screenshot illustrates how easily extraction is.