在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 10332|回复: 84

免费下载意法半导体的关于时钟分频电路实现精彩讲义

[复制链接]
发表于 2009-3-31 18:32:00 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
意法半导体的关于时钟分频电路实现精彩讲义 

1. Introduction ............................................................................................................................... 4
2. Simple clock divider where the input clock is divided by an odd integer ................................ 4
3. Odd integer division with 50% duty cycle .................................................................................. 4
4. Non-integer division (duty cycle not 50%) ................................................................................. 6
4.1 Divide by 1.5 with duty cycle not exactly 50%........................................................................... 6
4.2 Divide by 4.5 with duty cycle not exactly 50% (counter implementation)..................................... 7
4.2.1 verilog code for Divide by 4.5 ........................................................................................... 8
5 Alternative approach for divide by-N .......................................................................................... 9
5.1 Divide by 1.5 (LUT implementation)......................................................................................... 9
5.2 Divide by 2.5 (LUT Implementation)....................................................................................... 11
5.3 Divide by 3 with 50% duty cycle output................................................................................... 14
5.4 Divide by 5 with 50% duty cycle output................................................................................... 16
6. Conclusions ............................................................................................................................... 18
7. Acknowledgements ................................................................................................................... 18
8. References ................................................................................................................................ 18
9. Author & Contact information .................................................................................................. 19

[ 本帖最后由 fanghongk1 于 2009-4-15 21:51 编辑 ]

时钟分频电路实现精讲_意法半导体.rar

88.35 KB, 下载次数: 566 , 下载积分: 资产 -2 信元, 下载支出 2 信元

发表于 2009-4-2 00:23:29 | 显示全部楼层
谢谢你啊
发表于 2009-4-2 01:23:03 | 显示全部楼层
eetopeetop
发表于 2009-4-2 01:36:14 | 显示全部楼层
THanks a lot!
发表于 2009-4-2 05:09:17 | 显示全部楼层
Thanks for sharing
发表于 2009-4-5 11:42:29 | 显示全部楼层
谢谢@ Thanks
发表于 2009-4-6 06:14:19 | 显示全部楼层
Thanks for sharing.
发表于 2009-4-6 10:35:32 | 显示全部楼层
DIng!
发表于 2009-4-6 10:44:10 | 显示全部楼层
好资料。。。。
发表于 2009-4-6 10:52:07 | 显示全部楼层
我也学学
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

×

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-5-8 08:25 , Processed in 0.041135 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表