|
马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。
您需要 登录 才可以下载或查看,没有账号?注册
x
Hi, does anyone know how to demodulate the SSC effect embedded in the input clock to PLL? In PCIE1.1 specification, the input reference clock is modulated to be +/-300ppm due to SSC to avoid any EMI concern. If we ddin't de-modulate it properly, what will happen to our PLL? |
|