楼主: seinfeldleo
|
EBook: Introduction to Logic Synthesis using Verilog HDL(Morgan & Claypool) |
发表于 2008-12-13 01:23:47
|
显示全部楼层
| ||
发表于 2009-1-24 17:54:00
|
显示全部楼层
| ||