在线咨询 切换到宽版
eetop公众号 创芯大讲堂 创芯人才网

 找回密码
 注册

手机号码,快捷登录

手机号码,快捷登录

搜帖子
查看: 7228|回复: 36

Soc computing for FPGA and ASIC

[复制链接]
发表于 2008-4-30 19:53:46 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

×
Soc computing for FPGA and ASIC

Soc computing for FPGA and ASIC.part1.rar

4 MB, 下载次数: 81 , 下载积分: 资产 -2 信元, 下载支出 2 信元

 楼主| 发表于 2008-4-30 19:56:49 | 显示全部楼层
Soc computing for FPGA and ASIC

Soc computing for FPGA and ASIC.part2.rar

4 MB, 下载次数: 84 , 下载积分: 资产 -2 信元, 下载支出 2 信元

回复 支持 反对

使用道具 举报

 楼主| 发表于 2008-4-30 19:58:44 | 显示全部楼层
Soc computing for FPGA and ASIC

Soc computing for FPGA and ASIC.part3.rar

4 MB, 下载次数: 82 , 下载积分: 资产 -2 信元, 下载支出 2 信元

回复 支持 反对

使用道具 举报

 楼主| 发表于 2008-4-30 20:00:45 | 显示全部楼层
Soc computing for FPGA and ASIC

Soc computing for FPGA and ASIC.part4.rar

2.1 MB, 下载次数: 68 , 下载积分: 资产 -2 信元, 下载支出 2 信元

回复 支持 反对

使用道具 举报

发表于 2008-5-1 00:15:57 | 显示全部楼层
Thanks a lot!
回复 支持 反对

使用道具 举报

 楼主| 发表于 2008-5-5 12:53:06 | 显示全部楼层

加上Preface

2007年的书
About this book
Processor Design addresses the design of different types of embedded, firmware-programmable computation engines. Because the design and customization of embedded processors has become a mainstream task in the development of complex SoCs (Systems-on-Chip), ASIC and SoC designers must master the integration and development of processor hardware as an integral part of their job. Even contemporary FPGA devices can now accommodate several programmable processors. There are many different kinds of embedded processor cores available, suiting different kinds of tasks and applications.

Processor Design provides insight into a number of different flavors of processor architectures and their design, software tool generation, implementation, and verification. After a brief introduction to processor architectures and how processor designers have sometimes failed to deliver what was expected, the authors introduce a generic flow for embedded on-chip processor design and start to explore the vast design space of on-chip processing. The types of processor cores covered include general purpose RISC cores, traditional DSP, a VLIW approach to signal processing, processor cores that can be customized for specific applications, reconfigurable processors, protocol processors, Java engines, and stream processors. Co-processor and multi-core design approaches that deliver application-specific performance over and above that which is available from single-core designs are also described.

The special design requirements for processors targeted for FPGA implementation, clock generation and distribution in microprocessor circuits, and clockless realization of processors are addressed. Tools and methodologies for application-specific embedded processor design are covered, together with processor modelling and early estimation techniques, and programming tool support for custom processors. The book concludes with a glance to the future of embedded on-chip processors.

Written for:
System-on-Chip engineers, embedded system designers, FPGA application developers, digital ASIC designers, EE and CS graduate students

Keywords:
  • ASIC
  • FPGA
  • design methodology
  • embedded system
  • processor architecture
Table of contents
Preface. List of Contributing Authors.
1. Introduction (J. Nurmi, TUT).

2 Embedded Computer Architecture Fundamentals (J. Nurmi, TUT)

3.Beyond the Valley of the Lost Processors (G. Martin, S. Leibson, Tensilica)

4. Processor Design Flow (J. Nurmi, TUT)

5. General-Purpose Embedded Processor Cores (J. Kylliäinen, T. Ahonen, J. Nurmi, TUT)

6. The DSP and It's Impact on Technology (G. Frantz, TI)

7. VLIW DSP Processor for High-End Mobile Communication Applications (C. Panis, Catena Radio Design)

8. Customizable Processors and Processor Customization (S. Leibson, Tensilica)

9. Run-Time Reconfigurable Processors (F. Campi, STMicroelecttronics, C. Mucci, ARCES)

10. Co-processor Approach to Accelerating Multimedia Applications (C. Brunelli, J. Nurmi, TUT)

11. Designing Soft-Core Processors for FPGAs (J. Ball, Altera)

12. Protocol Processor Design Issues (D. Truscan, S. Virtanen, J. Lilius, UTU)

13. Java Co-Processor for Embedded Systems (T. Säntti, J. Tyystjärvi, J. Plosila, UTU)

14. Stream Multicore Processors (M.Bedford Taylor et al., MIT)

15. Processor Clock Generation and Distribution (S. Rusu, Intel)

16. Asynchronous
and Self-Timed Processor Design (J. Garside, S. Furber, University of Manchester)

17. Early-Estimation Modeling of Processors (T. Nurmi, UTU, T. Ahonen, J. Nurmi, TUT)

18. System Level Simulations (S. Virtanen, UTU, D. Truscan, Abo Akademi University, S. Määttä, TUT, T. Westerlund, J.Isoaho, UTU, J. Nurmi, TUT)

19. Programming Tools for Reconfigurable Processors (C. Mucci, ARCES, F. Campi, STMicroelectronics, C. Brunelli, J. Nurmi, TUT)

20. Software-Based Self-Testing of Embedded Processors (N. Kranitis, A. Paschalis, University of Athens, D. Gizopoulos, G. Xenoulis, University of Piraeus)
21. Future Directions in Processor Design (J. Nurmi, TUT)
References. Index.


                               
登录/注册后可看大图

                               
登录/注册后可看大图
Print
Recommend to others
Download Flyer

All books by this editor
Nurmi, Jari

Related subjects
Circuits & Systems
Computer Communications & Networks

New Book Alert
If you would like to receive information on new books in the subject area of Circuits and Systems, please register:
E-mail

Retype E-mail


                               
登录/注册后可看大图



                               
登录/注册后可看大图
回复 支持 反对

使用道具 举报

发表于 2008-5-5 12:58:12 | 显示全部楼层
头一次坐沙发啊!谢谢楼主!
回复 支持 反对

使用道具 举报

发表于 2008-5-5 13:09:39 | 显示全部楼层
看起来,不错哦!
回复 支持 反对

使用道具 举报

发表于 2008-5-5 13:34:30 | 显示全部楼层
thank you very much
回复 支持 反对

使用道具 举报

发表于 2008-5-5 17:00:12 | 显示全部楼层
zhende很强
回复 支持 反对

使用道具 举报

您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条


手机版| 小黑屋| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-9-13 16:36 , Processed in 0.031067 second(s), 6 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表