在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 83|回复: 1

[求助] AMS仿真报错:AMS UNL netlisting has failed.

[复制链接]
发表于 昨天 22:09 | 显示全部楼层 |阅读模式
100资产
今天使用IC618和xcelium22.09做AMS数模混合仿真出现以下错误不知如何解决:


Delete simulation data in /home/master/simulation/test/ams/config/psf.
generate netlist...
INFO (AMS-2142): The AMS Unified Netlisting (AMS UNL) flow has been enabled.
*WARNING* (AMS-2187): Support for the 'Connect Rule/Connect Module Based Setup' option in the Interface Element (IE) Setup form will be removed in a future release. Cadence recommends that you switch to use the 'Interface Element/IE-card Based Setup (OSS/UNL)' option in this form.
INFO (AMS-2031): The instances bound to the views specified in the 'Netlist using spectre CDF simInfo'
field in the Netlister form (Simulation->Options->Netlister) will be netlisted as
analog primitives using the Spectre CDF simulation information.
Initializing the control file using cp:
    cp /export/SoftWare/Cadence/IC06.18.290/tools.lnx86/dfII/etc/si/control.ver /home/master/simulation/test/ams/config/netlist/digital/control
Begin Netlisting Feb 22 18:22:42 2025
INFO (VLOGNET-60): The stimulus name mapped table will not be printed in the
"/home/master/simulation/test/ams/config/netlist/digital/testfixture.verilog" file. To print the stimulus name mapped table, set
simVerilogPrintStimulusNameMappingTable = t either in CIW or the .simrc file
before invoking Verilog netlister.

INFO (VLOGNET-62): Database internal net names will be printed for floating instance ports. To prevent
them from being printed, set simVerilogProcessNullPorts = t either in CIW or
the .simrc file.

INFO (VLOGNET-64): All cellviews in the design will be printed in the Netlist Configuration list.
If you want to print only those cellviews that need to be re-netlisted in the
list, set simVerilogIncrementalNetlistConfigList = t either in CIW or the
.simrc file.

INFO (VLOGNET-68): The initial state of stimulus of all inout pins is set to "z". To get inout
pins with initial state of "0", set hnlVerilogIOInitStimulusStr = "0"
either in CIW or the .simrc file.

INFO (AMS-2150): Generating the 'changedVarsSummary' file in the 'netlist' directory. This file prints the values of the netlister control variables, which are different from their default values. To disable the file creation, type 'envSetVal("ams.netlisterOpts" "print_control_vars" 'boolean nil )' in the '.cdsinit' file.
INFO (VLOGNET-117): Re-netlisting the entire design.

INFO (VLOGNET-118): Using connection by name (explicit connections) for all stopping and
non-stopping cells.

WARNING (VLOGNET-110): The cell 'sar_adc/test/schematic' has no ports. Make sure that this was the intended
design.

INFO (VLOGNET-126): ---------- Beginning netlist configuration information ----------



LIB NAME                    CELL NAME                   VIEW NAME            NOTE            
---------                   ---------                   ---------            ----            

smic40ll                    n11ll_ckt                   spectre              *Stopping View*  
smic40ll                    p11ll_ckt                   spectre              *Stopping View*  
sar_adc                     1                           functional           *Stopping View*  
analogLib                   vdc                         spectre              *Stopping View*  
analogLib                   vpulse                      spectre              *Stopping View*  
analogLib                   cap                         spectre              *Stopping View*  
sar_adc                     test                        schematic                             

---------- End of netlist configuration information   ----------
Initializing the control file using cp:
    cp /export/SoftWare/Cadence/IC06.18.290/tools.lnx86/dfII/etc/si/control.spectre /home/master/simulation/test/ams/config/netlist/analog/control
Copying Spectre source file 'spectre.inp'
Copying Spectre command file 'spectre.sim'
Running netlist assembly..

    ERROR (SFE-874): "/home/master/simulation/test/ams/config/netlist/analog/input.scs" 26: Cannot run the simulation because syntax error `Unexpected equals "=". Expected block statement, end of file or end of line' was encountered at line 26, column 62. Correct the syntax error and rerun the simulation.

Please refer to assembler.log file in netlist directory for the detailed info.
*ERROR* (AMS-1247): AMS UNL netlisting has failed.
Check Simulation->Output Log->Netlister Log for errors.
Correct your design and netlist again.
      ...unsuccessful.

发表于 7 小时前 | 显示全部楼层
需要查看这行有什么异常:


"/home/master/simulation/test/ams/config/netlist/analog/input.scs" 26:
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

小黑屋| 手机版| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-2-24 09:13 , Processed in 0.013328 second(s), 5 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表