在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 952|回复: 12

[资料] Cadence RAK : 3D RISC-V System Planning with 3Dblox

[复制链接]
发表于 2025-2-5 11:23:37 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
3D RISC-V System Planning with 3Dblox™ Language Using Integrity 3DIC Platform

The developed 3Dblox™ language standard provides a systematic solution for integration of RTL-to-GDSII design flows of 3D integrated circuits. 3DFabric architectures will be supported by 3Dblox™ design templates as 3D-IC design solutions provided to customers. These templates contain the necessary 3dbv and 3dbx files to construct a blackbox model at the early design stage and represent the 3D stacking for several analyses at the later design stages with interoperability. With the mandatory design information template, designs can be divided and modified for specific chiplet design requirements. This gives customers a streamline model to create their 3D-IC design. It also drastically simplifies architectural decisions because it allows easy swapping between 3DFabrics.


RAK附件档案

通过网盘分享的文件:riscv_3dic_v3q.tgz
链接: https://pan.baidu.com/s/1TlQlqA7nO0CotjI45FtblQ
提取码: rtrf

1.png

3D RISC-V System Planning with 3Dblox™ Language Using Integrity 3D-IC Platform.pdf

517.19 KB, 下载次数: 119 , 下载积分: 资产 -2 信元, 下载支出 2 信元

发表于 2025-2-5 11:29:29 | 显示全部楼层
感谢分享
发表于 2025-2-5 15:06:46 | 显示全部楼层
感谢分享
发表于 2025-2-5 15:32:55 | 显示全部楼层
thanks
发表于 2025-2-5 19:37:57 | 显示全部楼层
kasndksad
发表于 2025-2-5 19:49:15 | 显示全部楼层
多谢分享
发表于 2025-2-5 21:01:47 | 显示全部楼层
感谢分享
发表于 2025-2-5 23:37:43 | 显示全部楼层
多谢分享
发表于 2025-2-6 10:16:52 | 显示全部楼层
谢谢分享
发表于 2025-2-7 08:51:23 | 显示全部楼层
Thanks
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /3 下一条

小黑屋| 手机版| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-3-25 15:16 , Processed in 0.026443 second(s), 7 queries , Gzip On, MemCached On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表