|  | 
 
| 
vcs2018/2020/2022运行报错,这个是软件安装好系统自带的demo,O-2018.09-SP2/doc/examples/basic-hdl/verilog/syn_fifo
×
马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。
您需要 登录 才可以下载或查看,没有账号?注册  license是使用ocad大神生成的,破解是1path破解的,测试2018.09,2020.12,2022.06都是一样的报错
 #make all
 \rm -rf simv* csrc* *.log
 /soft/synopsys/vcs/O-2018.09-SP2/bin/vcs fifo.v tb_fifo.v +v2k -debug_access+pp+f  -l comp.log
 Chronologic VCS (TM)
 Version R-2020.12-SP1_Full64 -- Sun Oct 20 06:14:39 2024
 
 Copyright (c) 1991 - 2021 Synopsys, Inc.
 This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
 or distribution of this software is strictly prohibited.
 
 Parsing design file 'fifo.v'
 Parsing design file 'tb_fifo.v'
 Top Level Modules:
 tb_fifo
 No TimeScale specified
 Starting vcs inline pass...
 
 1 module and 0 UDP read.
 recompiling module tb_fifo
 make[1]: Entering directory `/home/xucq/syn_fifo/csrc'
 make[1]: Leaving directory `/home/xucq/syn_fifo/csrc'
 make[1]: Entering directory `/home/xucq/syn_fifo/csrc'
 rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
 if [ -x ../simv ]; then chmod a-x ../simv; fi
 g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/soft/synopsys/vcs/R-2020.12-SP1/linux64/lib -L/soft/synopsys/vcs/R-2020.12-SP1/linux64/lib  -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _810_archive_1.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /soft/synopsys/vcs/R-2020.12-SP1/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /soft/synopsys/vcs/R-2020.12-SP1/linux64/lib/vcs_save_restore_new.o /soft/synopsys/verdi/R-2020.12-SP1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl
 ../simv up to date
 make[1]: Leaving directory `/home/xucq/syn_fifo/csrc'
 CPU time: .620 seconds to compile + .519 seconds to elab + .344 seconds to link
 simv -l run.log
 make: simv: Command not found
 make: *** [run] Error 127
 
 
 
 | 
 |