Clock Tree Synthesis

smc1017

Clock Tree Synthesis is a technique for distributing the clock equally among all sequential parts of a  VLSI design. The purpose of Clock Tree Synthesis is to reduce skew and delay. Clock Tree Synthesis is provided the placement data as well as the clock tree limitations as input output . Clock Tree Synthesis (CTS) is the technique of balancing the clock delay to all clock inputs by inserting buffers/inverters along the clock routes of an  ASIC design. As a result, CTS is used to balance the skew and reduce insertion latency. Before Clock Tree Synthesis, all clock pins were driven by a single clock source. Clock tree synthesis includes both clock tree construction and clock tree balance. Clock tree inverters may be used to create a clock tree that maintains the correct transition (duty cycle), and clock tree buffers (CTB) can balance the clock tree to fulfill the skew and latency requirements. To fulfill the space and power limits, fewer clock tree inverters and buffers should be employed.

rnysun

thanks

zoe0615

Thank you very much.

cah07

thanks for sharing

LumiaLee

谢谢

lans0625

thanks

zixin1hao

Thanks for sharing

icroad

多谢分享

画版图的小W

3Q!!

18812436116

Thanks！