在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 4916|回复: 42

[资料] 先进封装好书推荐 Advances in Embedded and Fan-Out Wafer Level Packaging Technologies (IEEE Press)

[复制链接]
发表于 2022-4-26 11:02:53 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
本帖最后由 kylinchan 于 2022-4-26 11:02 编辑



QQ浏览器截图20220426104404.png


Advances in Embedded and Fan‐Out Wafer‐Level Packaging Technologies 2019.zip (14.19 MB, 下载次数: 349 )


Examines the advantages of Embedded and FO-WLP technologies, potential application spaces, package structures available in the industry, process flows, and material challenges
Embedded and fan-out wafer level packaging (FO-WLP) technologies have been developed across the industry over the past 15 years and have been in high volume manufacturing for nearly a decade. This book covers the advances that have been made in this new packaging technology and discusses the many benefits it provides to the electronic packaging industry and supply chain. It provides a compact overview of the major types of technologies offered in this field, on what is available, how it is processed, what is driving its development, and the pros and cons.
Filled with contributions from some of the field's leading experts,Advances in Embedded and Fan-Out Wafer Level Packaging Technologies begins with a look at the history of the technology. It then goes on to examine the biggest technology and marketing trends. Other sections are dedicated to chip-first FO-WLP, chip-last FO-WLP, embedded die packaging, materials challenges, equipment challenges, and resulting technology fusions.
  • Discusses specific company standards and their development results
  • Content relates to practice as well as to contemporary and future challenges in electronics system integration and packaging
Advances in Embedded and Fan-Out Wafer Level Packaging Technologies will appeal to microelectronic packaging engineers, managers, and decision makers working in OEMs, IDMs, IFMs, OSATs, silicon foundries, materials suppliers, equipment suppliers, and CAD tool suppliers. It is also an excellent book for professors and graduate students working in microelectronic packaging research.




From the Back Cover
Examines the advantages of Embedded and FO-WLP technologies, potential application spaces, package structures available in the industry, process flows, and material challenges
Embedded and fan-out wafer level packaging (FO-WLP) technologies have been developed across the industry over the past 15 years and have been in high volume manufacturing for nearly a decade. This book covers the advances that have been made in this new packaging technology and discusses the many benefits it provides to the electronic packaging industry and supply chain. It provides a compact overview of the major types of technologies offered in this field, on what is available, how it is processed, what is driving its development, and the pros and cons.
Filled with contributions from some of the field's leading experts,??Advances in Embedded and Fan-Out Wafer Level Packaging Technologies??begins with a look at the history of the technology. It then goes on to examine the biggest technology and marketing trends. Other sections are dedicated to chip-first FO-WLP, chip-last FO-WLP, embedded die packaging, materials challenges, equipment challenges, and resulting technology fusions. This valuable text:
  • Discusses specific company standards and their development results
  • Relates its content to practice as well as to contemporary and future challenges in electronics system integration and packaging
Advances in Embedded and Fan-Out Wafer Level Packaging Technologies??will appeal to microelectronic packaging engineers, managers, and decision makers working in OEMs, IDMs, IFMs, OSATs, silicon foundries, materials suppliers, equipment suppliers, and CAD tool suppliers. It is also an excellent book for professors and graduate students working in microelectronic packaging research.




About the Author
Beth Keser, Ph.D., is a recognized global leader in the semiconductor industry with over 20 years' experience resulting in 28 patents and patents pending and over 40 publications. She is an IEEE Senior Member whose volunteer activities and professional society responsibilities include: IEEE EPS' VP of Education, 2015 ECTC General Chair, and more.
Steffen Kröhnert, M.SC., is Senior Director of Technology Development at Amkor Technology Holding B.V., Germany. He has more than 20 years' experience in the semiconductor industry. Steffen is author and co-author of 23 patent filings in the area of Semiconductor Packaging Technology, and an active member of IEEE EPS, IMAPS, SMTA, VDI, VDE and GPM.

QQ浏览器截图20220426105304.png QQ浏览器截图20220426104954.png QQ浏览器截图20220426104913.png

一共500页,24章,内容很丰富!!!






发表于 2022-4-26 15:02:35 | 显示全部楼层
谢谢分享
发表于 2022-4-26 21:22:41 | 显示全部楼层
knakana
发表于 2022-4-27 21:44:51 | 显示全部楼层
多谢分享
发表于 2022-4-30 18:50:19 | 显示全部楼层
学习下
发表于 2022-5-5 11:41:20 | 显示全部楼层
下载下来学习一下,谢谢楼主
发表于 2022-5-6 18:08:14 | 显示全部楼层
thanks
发表于 2022-5-10 10:01:13 来自手机 | 显示全部楼层
多谢多谢
发表于 2022-5-31 09:10:45 | 显示全部楼层
谢谢分享
发表于 2022-5-31 09:40:55 | 显示全部楼层
谢谢分享
您需要登录后才可以回帖 登录 | 注册

本版积分规则

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-5 12:42 , Processed in 0.024155 second(s), 7 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表