在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
芯片精品文章合集(500篇!)    创芯人才网--重磅上线啦!
查看: 961|回复: 3

[招聘] 内部推荐 后端 ,DFT ,上海浦东

[复制链接]
发表于 2019-7-31 17:44:41 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
本帖最后由 大龄文艺男青年 于 2019-8-1 19:50 编辑




#1 DFT  Engineer
Requirements:
1、Bachelor degree or above,major in Electronic and Information Engineering.
2、Above five years working experience in relavant industry.
3、Good communication and positive.

Responsibility:
As a member of DFT engineering team, the candidate will develop methodologies and implement DFT forpre/post-silicon DFT flow.
- Work with digital design team and PD to meet low cost and high quality testing.
-Define DFT plan and execute DFT/ATPG tasks.
- Block level and top level DFT implementation.
- Co-work with RTL design to implement DFT circuit.
- DFT architecture enhancement.
- ATPG pattern simulation.
-Knowledge of synthesis , STA .

############################################################

#2 Physical Design Engineer

Responsibility:
1. Perform Netlist-to-GDS design flow, including floorplanning, placement, timing optimization, clock tree synthesis and routing.
2. Experience in  STA timing analysis and fixing.
3. Perform physical verification, including DRC, LVS, IR drop and EM analysis.

Requirements:
1. Familiar with Cadence innovus or Synopsys ICC2.

2.  Have experiences under 14nm IC design experiences will be plus.


Eamil resume to:szl_hi@126.com




发表于 2019-8-1 12:28:41 | 显示全部楼层
简历发了,不回复?这是猎头吧?

点评

不是猎头,已帮您推荐  发表于 2019-8-1 13:03
发表于 2019-8-3 17:06:16 | 显示全部楼层
哪个公司?
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-4-28 03:49 , Processed in 0.018149 second(s), 7 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表